參數(shù)資料
型號： AD9779A-DPG2-EBZ
廠商： Analog Devices Inc
文件頁數(shù)： 31/56頁
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR AD9779A
設(shè)計資源： Interfacing ADL5370 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0016)
Interfacing ADL5371 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0017)
Interfacing ADL5372 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0018)
Interfacing ADL5373 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0019)
Interfacing ADL5374 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0020)
Interfacing ADL5375 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0021)
AD9788-79A Eval Brd Schematic
AD9779A-DPG2-EBZ BOM
AD9779A-DPG2-EBZ Gerber Files
標準包裝： 1
系列： *
DAC 的數(shù)量： 2
位數(shù)： 16
采樣率（每秒）： 1G
數(shù)據(jù)接口： 串行
DAC 型： 電流
工作溫度： -40°C ~ 85°C
已供物品： *
已用 IC / 零件： AD9779A
AD9776A/AD9778A/AD9779A
Rev. B | Page 37 of 56
INTERPOLATION FILTER BANDWIDTH LIMITS
The AD9776A/AD9778A/AD9779A use a novel interpolation
filter architecture that allows DAC IF frequencies to be gener-
ated anywhere in the spectrum. Figure 68 shows the traditional
choice of DAC IF output bandwidth placement. Note that there
are no possible filter modes in which the carrier can be placed
near 0.5 × fDATA, 1.5 × fDATA, 2.5 × fDATA, and so on.
10
–80
–4
4
fOUT (× Input Data Rate),
ASSUMING 8× INTERPOLATION
AT
T
E
NUAT
IO
N
(
d
B)
0
–10
–20
–30
–40
–50
–60
–70
–3
–2
–1
0123
+f
DAC
/2
+f
DAC
/4
+f
DAC
/8
B
A
SEB
A
N
D
–f
DA
C
/8
–f
DA
C
/4
–f
DA
C
/2
06
45
2-
0
65
Figure 68. Traditional Bandwidth Options for TxDAC Output IF
The filter architecture not only allows the interpolation filter
pass bands to be centered in the middle of the input Nyquist
zones (as explained in this section), but also allows the possi-
bility of a 3 × fDAC/8 modulation mode when interpolating by 8.
With all of these filter combinations, a carrier of given bandwidth
can be placed anywhere in the spectrum and fall into a possible
pass band of the interpolation filters. The possible bandwidths
accessible with the filter architecture are shown in Figure 69 and
Figure 70. Note that the shifted and nonshifted filter modes are
all accessible by programming the filter mode for a particular
interpolation rate.
10
–80
–4
4
fOUT (× Input Data Rate),
ASSUMING 8× INTERPOLATION
AT
T
E
NUAT
IO
N
(
d
B)
0
–10
–20
–30
–40
–50
–60
–70
–3
–2
–1
0
1
2
3
–f
DA
C
/2
–3
×
f DAC
/8
–f
DA
C
/4
–f
DA
C
/8
B
A
SEB
A
N
D
+f
DAC
/8
+f
DAC
/4
+3
×
f DA
C
/8
+f
DAC
/2
06
45
2-
0
66
Figure 69. Nonshifted Bandwidths Accessible with the Filter Architecture
10
–80
–4
4
fOUT (× Input Data Rate),
ASSUMING 8× INTERPOLATION
AT
T
E
N
U
AT
IO
N
(
d
B
)
0
–10
–20
–30
–40
–50
–60
–70
–3
–2
–1
0123
S
H
IF
T
E
D
–3
×
f DAC
/8
SH
IF
T
ED
–
f DA
C
/4
SH
IF
T
ED
–
f DA
C
/8
SH
IF
T
ED
–
D
C
SH
IF
T
ED
+
D
C
SH
IF
T
ED
+
f DA
C
/8
SH
IF
T
ED
+
f DA
C
/4
SH
IF
T
ED
+
3
×
f DA
C
/8
06
45
2-
08
7
Figure 70. Shifted Bandwidths Accessible with the Filter Architecture
With this filter architecture, a signal placed anywhere in the
spectrum is possible. However, the signal bandwidth is limited
by the input sample rate of the DAC and the specific placement
of the carrier in the spectrum. The bandwidth restriction resulting
from the combination of filter response and input sample rate is
often referred to as the synthesis bandwidth, because this is the
largest bandwidth that the DAC can synthesize.
The maximum bandwidth condition exists if the carrier is
placed directly in the center of one of the filter pass bands. In
this case, the total 0.1 dB bandwidth of the interpolation filters
is equal to 0.8 × fDATA. As Table 19 shows, the synthesis band-
width as a fraction of the DAC output sample rate drops by a
factor of 2 for every doubling of interpolation rate. The mini-
mum bandwidth condition exists, for example, if a carrier is
placed at 0.25 × fDATA. In this situation, if the nonshifted filter
response is enabled, the high end of the filter response cuts off
at 0.4 × fDATA, thus limiting the high end of the signal bandwidth.
If the shifted filter response is instead enabled, then the low end
of the filter response cuts off at 0.1 × fDATA, thus limiting the low
end of the signal bandwidth. The minimum bandwidth speci-
fication that applies for a carrier at 0.25 × fDATA is therefore 0.3 ×
fDATA. The minimum bandwidth behavior is repeated over the
spectrum for carriers placed at (±n ± 0.25) × fDATA, where n is
any integer.
Digital Modulation
The digital quadrature modulation occurs within the interpolation
filter. The modulation shifts the frequency spectrum of the
incoming data by the frequency offset selected. The frequency
offsets available are multiples of the input data rate. The
modulation is equivalent to multiplying the quadrature input
signal by a complex carrier signal, C(t), of the following form:
C(t) = cos(ωct) + j sin(ωct)
相關(guān)PDF資料
PDF描述
DC955A BOARD DELTA SIGMA ADC LTC2483
SDR0604-181KL INDUCTOR POWER 180UH 0.38A SMD
AP2186SG-13 IC USB PWR SWITCH 1.5A DUAL 8SOP
AD9755-EB BOARD EVAL FOR AD9755
HBM11DRYI-S13 CONN EDGECARD 22POS .156 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9779A-EBZ 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Bulk
AD9779AMOD-EBZ 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Bulk
AD9779AXSVZ 制造商:Analog Devices 功能描述:DUAL 16-BIT, 1 GSPS, DIGITAL-TO-ANALOG CONVERTER - Bulk
AD9779BSV 制造商:Analog Devices 功能描述:DAC 2CH INTERPOLATION FLTR 16BIT 100TQFP EP - Bulk
AD9779BSVZ 功能描述:IC DAC 16BIT DUAL 1GSPS 100TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:*
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*