參數(shù)資料
型號(hào)： AD9779A-DPG2-EBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 42/56頁(yè)
文件大小： 0K
描述： BOARD EVALUATION FOR AD9779A
設(shè)計(jì)資源： Interfacing ADL5370 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0016)
Interfacing ADL5371 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0017)
Interfacing ADL5372 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0018)
Interfacing ADL5373 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0019)
Interfacing ADL5374 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0020)
Interfacing ADL5375 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0021)
AD9788-79A Eval Brd Schematic
AD9779A-DPG2-EBZ BOM
AD9779A-DPG2-EBZ Gerber Files
標(biāo)準(zhǔn)包裝： 1
系列： *
DAC 的數(shù)量： 2
位數(shù)： 16
采樣率（每秒）： 1G
數(shù)據(jù)接口： 串行
DAC 型： 電流
工作溫度： -40°C ~ 85°C
已供物品： *
已用 IC / 零件： AD9779A
AD9776A/AD9778A/AD9779A
Rev. B | Page 47 of 56
The DATACLKDIV only affects the DATACLK output frequency,
not the frequency of the data sampling clock. To maintain an
fDATACLK frequency that samples the input data that remains
consistent with the expected data rate, DATACLKDIV should
be set to 00.
Table 27. DACCLK to DATACLK Divisor Values
Variable
Value
Address
Register
Bit
IF
Interpolation factor (1, 2, 4,
or 8)
0x01
[7:6]
ZS
1, if zero stuffing is disabled
2, if zero stuffing is enabled
0x01
[0]
SP
0.5, if single port is enabled
1, if dual port is selected
0x02
[6]
DATACLKDIV
1, 2, or 4
0x03
[5:4]
INPUT DATA REFERENCED TO REFCLK
In some systems, it may be more convenient to use the REFCLK
input than the DATACLK output as the input data timing
reference. If the frequency of DACCLK is equal to the frequency
of the data input (without interpolation), then the data with
respect to REFCLK± timing specifications in Table 28 apply
directly without further considerations. If the frequency of
DACCLK is greater than the frequency of the input data, a
divider is used to generate the DATACLK output (and the
internal data sampling clock). This divider creates a phase
ambiguity between REFCLK and DATACLK, which results in
uncertainty in the sampling time. To establish fixed setup and
hold times of the data interface, this phase ambiguity must be
eliminated.
To eliminate the phase ambiguity, the SYNC_I input pins (Pin 13
and Pin 14) must be used to force the data to be sampled on a
specific REFCLK edge. The relationship among REFCLK,
SYNC_I, and input data is shown in Figure 84 and Figure 85.
Therefore, both SYNC_I and data must meet the timing in
Table 28 for reliable data transfer into the device.
06
452
-30
9
tSREFCLK
tHREFCLK
tS_SYNC
tH_SYNC
SYNC_I
REFCLK
DATA
Figure 84. Input Data Port Timing, Data Referenced to REFCLK, fDACCLK = fREFCLK
Note that even though the setup and hold times of SYNC_I
are relative to REFCLK, the SYNC_I input is sampled at the
internal DACCLK rate. In the case where the PLL is employed,
SYNC_I must be asserted to meet the setup time with respect to
REFCLK (tS_SYNC), but cannot be asserted prior to the previous
rising edge of the internal SYNC_I sample clock. In other words,
the SYNC_I assert edge has to be placed between its successive
keep out windows that replicate at the DACCLK rate, not the
REFCLK rate. The valid window for asserting SYNC_I is
shaded gray in Figure 85 for the case where the PLL provides a
DACCLK frequency of four times the REFCLK frequency.
Thus, the minimum setup time is tS_SYNC, and the maximum
setup time is tDACCLK tH_SYNC.
tSREFCLK
tDACCLK
tH_SYNC
tS_SYNC
tHREFCLK
06
45
2-
31
0
DACCLK
DATA
SYNC_I
REFCLK
Figure 85. Input Data Port Timing, Data Referenced to REFCLK,
fDACCLK = fREFCLK × 4
More details of the synchronization circuitry are found in the
Device Synchronization section of this data sheet.
Table 28. Data Timing Specifications vs. Temperature
Timing Parameter
Temperature
PLL Disabled
PLL Enabled
Min tS (ns)
Min tH (ns)
Min KOW (ns)
Min tS (ns)
Min tH (ns)
Min KOW (ns)
Data with Respect to REFCLK±
40°C
0.80
3.35
2.55
0.83
3.87
2.99
+25°C
1.00
3.50
2.50
1.06
4.04
2.98
+85°C
1.10
3.80
2.70
1.19
4.37
3.16
40°C to +85°C
0.80
3.80
3.00
0.83
4.37
3.54
Data with Respect to DATACLK
40°C
2.50
0.05
2.45
2.50
0.05
2.45
+25°C
2.70
0.20
2.50
2.70
0.20
2.50
+85°C
3.00
0.40
2.60
3.00
0.40
2.60
40°C to +85°C
3.00
0.05
2.95
3.00
0.05
2.95
SYNC_I± to REFCLK±
40°C
0.30
0.65
0.95
0.27
1.17
1.39
+25°C
0.25
0.75
1.00
0.19
1.29
1.48
+85°C
0.15
0.90
1.05
0.06
1.47
1.51
40°C to +85°C
0.30
0.90
1.20
0.27
1.47
1.74
相關(guān)PDF資料
PDF描述
DC955A BOARD DELTA SIGMA ADC LTC2483
SDR0604-181KL INDUCTOR POWER 180UH 0.38A SMD
AP2186SG-13 IC USB PWR SWITCH 1.5A DUAL 8SOP
AD9755-EB BOARD EVAL FOR AD9755
HBM11DRYI-S13 CONN EDGECARD 22POS .156 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9779A-EBZ 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Bulk
AD9779AMOD-EBZ 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Bulk
AD9779AXSVZ 制造商:Analog Devices 功能描述:DUAL 16-BIT, 1 GSPS, DIGITAL-TO-ANALOG CONVERTER - Bulk
AD9779BSV 制造商:Analog Devices 功能描述:DAC 2CH INTERPOLATION FLTR 16BIT 100TQFP EP - Bulk
AD9779BSVZ 功能描述:IC DAC 16BIT DUAL 1GSPS 100TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:*
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*