參數(shù)資料
型號: AD9911/PCBZ
廠商: Analog Devices Inc
文件頁數(shù): 29/44頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD9911
產(chǎn)品培訓(xùn)模塊: Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
設(shè)計資源: AD9911 Eval Brd Schematics
AD9911 Eval Brd BOM
AD9911 Eval Brd Gerber Files
標(biāo)準(zhǔn)包裝: 1
系列: AgileRF™
主要目的: 計時,直接數(shù)字合成(DDS)
已用 IC / 零件: AD9911
已供物品:
相關(guān)產(chǎn)品: AD9911BCPZ-REEL7-ND - IC DDS 500MSPS DAC 10BIT 56LFCSP
AD9911BCPZ-ND - IC DDS 500MSPS DAC 10BIT 56LFCSP
AD9911
Rev. 0 | Page 35 of 44
REGISTER MAPS
CONTROL REGISTER MAP
Table 24.
Register
Name
(Address)
Bit
Range
Bit 7 (MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0 (LSB)
Default
Value
Channel
Select
Register
(CSR)
(0x00)
<7:0>
Auxiliary
Channel 3
(W/R enable1)
Auxiliary
Channel 2
(W/R enable1)
Primary Channel 1
(W/R enable1)
Auxiliary
Channel 0
(W/R enable1)
Must
be 0
I/0 mode select <2:1>
LSB first
0xF0
Function
Register 1
(FR1)
(0x01)
<7:0>
Reference clock
input power
down
External power
down mode
Sync clock
disable
DAC reference
power down
Open
Test-
tone
enable
Manual
hardware
synchronization
Manual software
synchronization
0x00
<15:8>
Open
Profile pin configuration <14:12>
Ramp up/ramp
down <11:10>
Modulation Level <9:8>
0x00
<23:16>
VCO gain control
PLL divider ratio <22:18>
Charge pump control <17:16>
0x00
Function
Register 2
(FR2)
(0x02)
<7:0>
Multidevice
synchronization
slave enable
Multidevice
synchronization
master enable
Multidevice
synchronization
status
Multidevice
synchronization
mask
Open <3:2>
System clock offset <1:0>
0x00
<15:8>
All channels auto
clear sweep
accumulator
All channels
clear sweep
accumulator
All channels auto
clear phase
accumulator
All channels
clear phase
accumulator
Open <11:10>
Open <9:8>
0x00
1 Channel enable bits do not require an I/O update to be activated. These bits are active immediately after the byte containing the bits is written. All other bits need an
I/O update to become active. The channel enable bits determine if the channel registers and/or profile registers are written to or not.
相關(guān)PDF資料
PDF描述
CM252016-33NKL INDUCTOR CHIP .033UH 2520 SMD
VE-24M-EX CONVERTER MOD DC/DC 10V 75W
2-5504971-0 CA 62.5/125 LDDZP SCDUP-SCDUP
LK2125R82K-T INDUCTOR MULTILAYER .82UH 0805
UPM1E122MHD6TN CAP ALUM 1200UF 25V 20% RADIAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9912 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Direct Digital Synthesizer w/ 14-bit DAC
AD9912/PCBZ 制造商:Analog Devices 功能描述:Evaluation Kit For 1 GSPS Direct Digital Synthesizer W/ 14-Bit DAC 制造商:Analog Devices 功能描述:EVAL KIT FOR 1 GSPS DIRECT DGTL SYNTHESIZER W/ 14BIT DAC - Bulk 制造商:Analog Devices 功能描述:EVALUATION BOARD AD9912 1GSPS DDS
AD9912A/PCBZ 功能描述:BOARD EVALUATION FOR AD9912 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
AD9912ABCPZ 功能描述:IC DDS 1GSPS DAC 14BIT 64LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 調(diào)節(jié)字寬(位):32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD9912ABCPZ-REEL7 功能描述:IC DDS 1GSPS DAC 14BIT 64LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 調(diào)節(jié)字寬(位):32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)