- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1988 > ADATE207BBPZ (Analog Devices Inc)IC TIMING FORMATTER QUAD 256BGA PDF資料下載
參數(shù)資料
| 型號： | ADATE207BBPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 1/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TIMING FORMATTER QUAD 256BGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 四針定時格式器 |
| PLL： | 是 |
| 主要目的： | 自動測試設(shè)備 |
| 電路數(shù)： | 4 |
| 頻率 - 最大： | 100MHz |
| 電源電壓： | 2.375 V ~ 2.625 V |
| 工作溫度： | -25°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 256-LBGA 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 256-BGA（27x27） |
| 包裝： | 托盤 |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Quad Pin Timing Formatter
ADATE207
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringements of patents or other
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
2007 Analog Devices, Inc. All rights reserved.
FEATURES
4-channel timing formatter
256 waveforms per channel
4 independent event edges per waveform
STIL IEEE 1450-1999-compatible events
4-period range for each edge
39.06 ps timing resolution
2.5 ns minimum edge refire rate
All drive formats supported
100 MHz base vector rate
×2 and ×4 high speed modes
×2 pin multiplexing
1 ns minimum pulse width
32-bit fail counter per channel
4-bit pin capture per channel
Air cooled, low power CMOS design
6 W at 100 MHz base rate
2.5 V power supply
Differential DCL interface control
TMU multiplexer
APPLICATIONS
Automatic test equipment (ATE)
High speed digital instrumentation
Pulse generation
FUNCTIONAL BLOCK DIAGRAM
TIME SET
MEMORY
FORMAT
COMPARE
LOGIC
QUAD EDGE
GENERATOR
FAIL
DETECTION
PATTERN
FAIL
DCL
INTERFACE
TIME SET
MEMORY
FORMAT
COMPARE
LOGIC
QUAD EDGE
GENERATOR
FAIL
DETECTION
PATTERN
FAIL
DCL
INTERFACE
TIME SET
MEMORY
FORMAT
COMPARE
LOGIC
QUAD EDGE
GENERATOR
FAIL
DETECTION
PATTERN
FAIL
DCL
INTERFACE
TIME SET
MEMORY
FORMAT
COMPARE
LOGIC
QUAD EDGE
GENERATOR
FAIL
DETECTION
PATTERN
FAIL
DCL
INTERFACE
ADATE207
05
55
7-
0
01
Figure 1.
GENERAL DESCRIPTION
The ADATE207 is a timing generator and formatter for auto-
matic test equipment (ATE) equipment. The ADATE207 provides
four independent channels with a 100 MHz base vector rate of
timing and formatting for ATE digital pins. It interfaces between
the pattern memory,and the driver, comparator, and load (DCL)
chips for complete digital pins. The ADATE207 accepts up to
eight bits of pattern data per pin and can produce formatted
outputs and perform comparisons of DUT expected responses.
Each channel of the ADATE207 provides 256 selectable wave-
forms, wherein each waveform consists of up to four possible
events. Each event consists of a programmable timing edge and a
STIL-compatible (IEEE Standard 1450-1999) set.
Each timing edge generator can produce an edge with a span of
four periods with a 39.06 ps edge placement resolution. The delay
generators use a reference master clock of 100 MHz and provide
programmable delays based upon counts of the clock and a
compensated CMOS analog timing vernier. The programmable
delay generators can be additionally delayed by a global 8-bit
input value that is shared across all edges.
The format and compare logic support ×2 pin multiplexing to
allow the trading of pin count for speed.
Each channel provides a 4-bit DUT output capture supporting
mixed signal receive memory applications. The fail detection
logic includes a 32-bit fail accumulation register per channel.
An external TMU is supported with three 8-to-1 multiplexers.
This allows the dual comparator outputs of any pin to be
multiplexed to any of the three outputs: arm, start, or stop
signals.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC0804LCN | IC ADC 8-BIT 10KSPS 1LSB 20-DIP |
| ADC0820CCM+ | IC ADC 8-BIT HS 20-SOIC |
| ADF4001BRU | IC CLOCK GEN PLL 16-TSSOP |
| ADF4002BRUZ-RL7 | IC PLL FREQUENCY SYNTH 16-TSSOP |
| ADF4007BCPZ-RL7 | IC DIVIDER/PLL SYNTHESZR 20LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADATE209 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4.0 Gbps Dual Driver |
| ADATE209BBCZ | 制造商:Analog Devices 功能描述:4.0 GBPS DUAL DRIVER - Rail/Tube |
| ADATE209BCPZ | 制造商:Analog Devices 功能描述: |
| ADATE302-02 | 制造商:AD 制造商全稱:Analog Devices 功能描述:500 MHz Dual Integrated DCL with Differential Drive/Receive, Level Setting DACs, and Per Pin PMU |
| ADATE302-02BBCZ | 功能描述:IC DCL ATE 500MHZ DUAL 84CSPBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。