- 您現在的位置：買賣IC網 > PDF目錄378284 > ADC12451883 (National Semiconductor Corporation) Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold PDF資料下載
參數資料
| 型號： | ADC12451883 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold |
| 中文描述： | 動態(tài)息審查自校準12位帶符號的A / D轉換器的采樣保持電路 |
| 文件頁數： | 12/18頁 |
| 文件大小： | 311K |
| 代理商： | ADC12451883 |
1.0 Pin Descriptions
DV
CC
(24),
AV
CC
(4)
The digital and analog positive power supply
pins. The digital and analog power supply
voltage range of the ADC12451 is
a
4.5V to
a
5.5V. To guarantee accuracy, it is required
that the AV
CC
and DV
CC
be connected to-
gether to the same power supply with sepa-
rate bypass capacitors (10
m
F tantalum in
parallel with a 0.1
m
F ceramic) at each V
CC
pin.
The analog negative supply voltage pin. V
b
has a range of
b
4.5V to
b
5.5V and needs
bypass capacitors of 10
m
F tantalum in paral-
lel with a 0.1
m
F ceramic.
The digital and analog ground pins. AGND
and DGND must be connected together ex-
ternally to guarantee accuracy.
V
b
(5)
DGND (12),
AGND (3)
V
REF
(2)
The reference input voltage pin. To maintain
accuracy the voltage at this pin should not
exceed the AV
CC
or DV
CC
by more than
50 mV or go below
a
3.5 V
DC
.
The analog input voltage pin. To guarantee
accuracy the voltage at this pin should not
exceed V
CC
by more than 50 mV or go below
V
b
by more than 50 mV.
V
IN
(1)
CS (10)
The Chip Select control input. This input is
active low and enables the WR, RD and S/H
functions.
RD (23)
The Read control input. With both CS and RD
low the TRI-STATE output buffers are en-
abled and the INT output is reset high.
WR (7)
The Write control input. The conversion is
started on the rising edge of the WR pulse
when CS is low. When this control line is
used the end of the analog input voltage ac-
quisition window is internally controlled by the
ADC12451.
S/H (11)
The sample and hold control input. This con-
trol input can also be used to start a conver-
sion. With CS low the falling edge of S/H
starts the analog input acquisition window.
The rising edge of S/H ends the acquisition
window and starts a conversion.
CLKIN (8)
The external clock input pin. The typical clock
frequency range is 500 kHz to 6.0 MHz.
CAL (9)
The Auto-Calibration control input. When
CAL is low the ADC12451 is reset and a cali-
bration cycle is initiated. During the calibra-
tion cycle the values of the comparator offset
voltage and the mismatch errors in the ca-
pacitor reference ladder are determined and
stored in RAM. These values are used to cor-
rect the errors during a normal cycle of A/D
conversion.
AZ (6)
The Auto-Zero control input. With the AZ pin
held low during a conversion, the ADC12451
goes into an auto-zero cycle before the actu-
al A/D conversion is started. This Auto-Zero
cycle corrects for the comparator offset volt-
age. The total conversion time (t
C
) is in-
creased by 26 clock periods when Auto-Zero
is used.
EOC (22)
The End-of-Conversion control output. This
output is low during a conversion or a calibra-
tion cycle.
INT (21)
The Interrupt control output. This output goes
low when a conversion has been completed
and indicates that the conversion result is
available in the output latches. Reading the re-
sult or starting a conversion or calibration cy-
cle will reset this output high.
DB0/DB8 -
The TRI-STATE output pins. Twelve bit plus
sign output data access is accomplished using
two successive RDs of one byte each, high
byte first (DB8–DB12). The data format used
is two’s complement sign bit extended with
DB12 the sign bit, DB11 the MSB and DB0 the
LSB.
DB7/DB12
(13–20)
2.0 Functional Description
The ADC12451 is a 12-bit plus sign A/D converter with the
capability of doing Auto-Zero or Auto-Calibration routines to
minimize zero, full-scale and linearity errors. It is a succes-
sive-approximation A/D converter consisting of a DAC,
comparator and a successive-approximation register (SAR).
Auto-Zero is an internal calibration sequence that corrects
for the A/D’s zero error caused by the comparator’s offset
voltage. Auto-Cal is a calibration cycle that not only corrects
zero error but also corrects for full-scale and linearity errors
caused by DAC inaccuracies. Auto-Cal minimizes the errors
of the ADC12451 without the need of trimming during its
fabrication. An Auto-Cal cycle can restore the accuracy of
the ADC12451 at any time, which ensures accuracy over
temperature and time.
2.1 DIGITAL INTERFACE
On power up, a calibration sequence should be initiated by
pulsing CAL low with CS and S/H high. To acknowledge the
CAL signal, EOC goes low after the falling edge of CAL, and
remains low during the calibration cycle of 1399 clock peri-
ods. During the calibration sequence, first the comparator’s
offset is determined, then the capacitive DAC’s mismatch
error is found. Correction factors for these errors are then
stored in internal RAM.
A conversion is initiated by taking CS and WR low. If AZ is
low an Auto-Zero cycle, which takes approximately 26 clock
periods, is inserted before the analog input is sampled and
the actual conversion is started. AZ must remain low during
the complete conversion sequence. After Auto-Zero the ac-
quisition opens and the analog input is sampled for appprox-
imately 7 clock periods. If AZ is high, the Auto-Zero cycle is
not inserted after the rising edge of WR. In this case the
acquisition window opens when the ADC12451 completes a
conversion, signaled by the rising edge of EOC. At the end
of the acquisition window EOC goes low, signaling that the
analog input is no longer being sampled and that the A/D
successive approximation conversion has started.
12
相關PDF資料 |
PDF描述 |
|---|---|
| ADC12451 | Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold(可自行校對的12位帶采樣和保持功能的A/D轉換器) |
| ADC12451CMJ | Low Dropout Linear 1-cell Li-Ion Charge Controller with AutoCompTM, 4.1V 8-TSSOP -20 to 70 |
| ADC12451CIJ | Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold |
| ADC1251BIJ | Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold |
| ADC1251CMJ | Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADC12451CIJ | 功能描述:IC ADC 12BIT DYNAM TEST 24CDIP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率（每秒）:3M 數據接口:- 轉換器數目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:- |
| ADC12451CMJ | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold |
| ADC12451CMJ/883 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 13-Bit |
| ADC-12-4-75 | 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:Directional Coupler 75Ω 20 to 1000 MHz |
| ADC-12-4-75+ | 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:Directional Coupler 75Ω 20 to 1000 MHz |
發(fā)布緊急采購，3分鐘左右您將得到回復。