- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378286 > ADE7763ARS (ANALOG DEVICES INC) Single-Phase Active and Apparent Energy Metering IC PDF資料下載
參數(shù)資料
| 型號(hào)： | ADE7763ARS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 電源管理 |
| 英文描述： | Single-Phase Active and Apparent Energy Metering IC |
| 中文描述： | 2-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO20 |
| 封裝： | MO-150AE, SSOP-20 |
| 文件頁數(shù)： | 13/56頁 |
| 文件大?。?/td> | 1328K |
| 代理商： | ADE7763ARS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
ADE7763
THEORY OF OPERATION
ANALOG INPUTS
The ADE7763 has two fully differential voltage input channels.
The maximum differential input voltage for input pairs V1P/V1N
and V2P/V2N is ±0.5 V. In addition, the maximum signal level
on analog inputs for V1P/V1N and V2P/V2N is ±0.5 V with
respect to AGND.
Rev. A | Page 13 of 56
Each analog input channel has a programmable gain amplifier
(PGA) with possible gain selections of 1, 2, 4, 8, and 16. The
gain selections are made by writing to the gain register—see
Figure 24. Bits 0 to 2 select the gain for the PGA in Channel 1;
the gain selection for the PGA in Channel 2 is made via Bits 5
to 7. Figure 23 shows how a gain selection for Channel 1 is
made using the gain register.
V1P
V1N
V
IN
K
×
V
IN
+
GAIN[7:0]
4
7
6
5
3
2
1
0
0
0
0
0
0
0
0
0
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
GAIN (K)
SELECTION
OFFSET ADJUST
(±50mV)
CH1OS[7:0]
BITS 0 to 5: SIGN MAGNITUDE CODED OFFSET CORRECTION
BIT 6: NOT USED
BIT 7: DIGITAL INTEGRATOR (ON = 1, OFF = 0; DEFAULT OFF)
0
Figure 23. PGA in Channel 1
In addition to the PGA, Channel 1 also has a full-scale input
range selection for the ADC. The ADC analog input range
selection is also made using the gain register—see Figure 24. As
previously mentioned, the maximum differential input voltage
is 0.5 V. However, by using Bits 3 and 4 in the gain register, the
maximum ADC input voltage can be set to 0.5 V, 0.25 V, or
0.125 V. This is achieved by adjusting the ADC reference—see
the Reference Circuit section. Table 5 summarizes the
maximum differential input signal level on Channel 1 for the
various ADC range and gain selections.
Table 5. Maximum Input Signal Levels for Channel 1
Max Signal
Channel 1
0.5 V
0.5 V
Gain = 1
0.25 V
Gain = 2
0.125 V
Gain = 4
0.0625 V
Gain = 8
0.0313 V
Gain = 16
0.0156 V
0.00781 V
ADC Input Range Selection
0.25 V
Gain = 1
Gain = 2
Gain = 4
Gain = 8
Gain = 16
0.125 V
Gain = 1
Gain = 2
Gain = 4
Gain = 8
Gain = 16
GAIN REGISTER*
CHANNEL 1 AND CHANNEL 2 PGA CONTROL
7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0
ADDR:
0x0A
*REGISTER CONTENTS
SHOW POWER-ON DEFAULTS
PGA 2 GAIN SELECT
000 =
1
001 =
×
2
010 =
×
4
011 =
×
8
100 =
×
16
PGA 1 GAIN SELECT
000 =
1
001 =
×
2
010 =
×
4
011 =
×
8
100 =
×
16
CHANNEL 1 FULL-SCALE SELECT
00 = 0.5V
01 = 0.25V
10 = 0.125V
0
Figure 24. Analog Gain Register
It is also possible to adjust offset errors on Channel 1 and
Channel 2 by writing to the offset correction registers (CH1OS
and CH2OS, respectively). These registers allow channel offsets
in the range ±20 mV to ±50 mV (depending on the gain setting)
to be removed. Note that it is not necessary to perform an offset
correction in an energy measurement application if HPF in
Channel 1 is switched on. Figure 25 shows the effect of offsets
on the real power calculation. As seen from Figure 25, an offset
on Channel 1 and Channel 2 contributes a dc component after
multiplication. Because this dc component is extracted by LPF2
to generate the active (real) power information, the offsets
contribute an error to the active power calculation. This problem
is easily avoided by enabling HPF in Channel 1. By removing
the offset from at least one channel, no error component is
generated at dc by the multiplication. Error terms at cos(
ω
t) are
removed by LPF2 and by integration of the active power signal
in the active energy register (AENERGY[23:0])—see the Energy
Calculation section.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADE7763ARSRL | Single-Phase Active and Apparent Energy Metering IC |
| ADG804 | 0.5 ohm CMOS 1.65 V TO 3.6 V 4-Channel Multiplexer |
| ADG804YRM | 0.5 ohm CMOS 1.65 V TO 3.6 V 4-Channel Multiplexer |
| ADG804YRM-REEL | 0.5 ohm CMOS 1.65 V TO 3.6 V 4-Channel Multiplexer |
| ADG804YRM-REEL7 | 0.5 ohm CMOS 1.65 V TO 3.6 V 4-Channel Multiplexer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADE7763ARSRL | 制造商:Analog Devices 功能描述:Energy Measurement 20-Pin SSOP T/R |
| ADE7763ARSZ | 功能描述:IC ENERGY METERING 1PHASE 20SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:* |
| ADE7763ARSZ | 制造商:Analog Devices 功能描述:IC, SINGLE PHASE ENERGY METER, SSOP-20 |
| ADE7763ARSZRL | 功能描述:IC ENERGY METERING 1PHASE 20SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:* |
| ADE7763ARSZRL | 制造商:Analog Devices 功能描述:IC, SINGLE PHASE ENERGY METER, SSOP-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。