參數(shù)資料
型號(hào): ADE7763ARSRL
廠商: ANALOG DEVICES INC
元件分類: 電源管理
英文描述: Single-Phase Active and Apparent Energy Metering IC
中文描述: 2-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO20
封裝: MO-150AE, SSOP-20
文件頁(yè)數(shù): 19/56頁(yè)
文件大?。?/td> 1328K
代理商: ADE7763ARSRL
ADE7763
Interrupt Timing
Review the Serial Interface section before reading this section.
As previously described, when the IRQ output goes low, the
MCU ISR will read the interrupt status register to determine the
source of the interrupt. When reading the status register
contents, the IRQ output is set high upon the last falling edge of
SCLK of the first byte transfer (read interrupt status register
command). The IRQ output is held high until the last bit of the
next 15-bit transfer is shifted out (interrupt status register
contents)—see Figure 37. If an interrupt is pending at this time,
the IRQ output will go low again. If no interrupt is pending, the
IRQ output will stay high.
Rev. A | Page 19 of 56
TEMPERATURE MEASUREMENT
There is an on-chip temperature sensor. A temperature
measurement can be made by setting Bit 5 in the mode register.
When Bit 5 is set logic high in the mode register, the ADE7763
initiates a temperature measurement of the next zero crossing.
When the zero crossing on Channel 2 is detected, the voltage
output from the temperature sensing circuit is connected to
ADC1 (Channel 1) for digitizing. The resulting code is
processed and placed in the temperature register (TEMP[7:0])
approximately 26 μs later (24 CLKIN/4 cycles). If enabled in the
interrupt enable register (Bit 5), the IRQ output will go active
low when the temperature conversion is finished.
The contents of the temperature register are signed (twos
complement) with a resolution of approximately 1.5 LSB/°C.
The temperature register produces a code of 0x00 when the
ambient temperature is approximately 25°C. The temperature
measurement is uncalibrated in the ADE7763 and might have
an offset tolerance as high as ±25°C.
ANALOG-TO-DIGITAL CONVERSION
The analog-to-digital conversion is carried out using two
second-order
Σ
- ADCs. For simplicity, the block diagram in
Figure 39 shows a first-order
Σ
- ADC. The converter
comprises two parts: the
Σ
- modulator and the digital low-
pass filter.
24
DIGITAL
LOW-PASS
FILTER
R
C
ANALOG
LOW-PASS FILTER
+
V
REF
1-BIT DAC
INTEGRATOR
MCLK/4
LATCHED
COMPARATOR
.....10100101.....
+
0
Figure 39. First-Order
Σ
- ADC
A
Σ
- modulator converts the input signal into a continuous
serial stream of 1s and 0s at a rate determined by the sampling
clock. In the ADE7763, the sampling clock is equal to CLKIN/4.
The 1-bit DAC in the feedback loop is driven by the serial data
stream. The DAC output is subtracted from the input signal. If
the loop gain is high enough, the average value of the DAC
output (and therefore the bit stream) will approach that of the
input signal level. For any given input value in a single sampling
interval, the data from the 1-bit ADC is virtually meaningless.
Only when a large number of samples are averaged can a
meaningful result be obtained. This averaging is carried out in
the second part of the ADC, the digital low-pass filter. By
averaging a large number of bits from the modulator, the low-
pass filter can produce 24-bit data-words that are proportional
to the input signal level.
The
Σ
- converter uses two techniques to achieve high resolution
from what is essentially a 1-bit conversion technique. The first
is oversampling. Oversampling means that the signal is sampled
at a rate (frequency) that is many times higher than the band-
width of interest. For example, the sampling rate in the ADE7763
is CLKIN/4 (894 kHz) and the band of interest is 40 Hz to 2 kHz.
Oversampling has the effect of spreading the quantization noise
(noise due to sampling) over a wider bandwidth. With the noise
spread more thinly over a wider bandwidth, the quantization
noise in the band of interest decreases—see Figure 40. However,
oversampling alone is not efficient enough to improve the
signal-to-noise ratio (SNR) in the band of interest. For example,
an oversampling ratio of 4 is required just to increase the SNR
by 6 dB (1 bit). To keep the oversampling ratio at a reasonable
level, it is possible to shape the quantization noise so that the
majority of the noise lies at higher frequencies. In the
Σ
-
modulator, the noise is shaped by the integrator, which has a
high-pass-type response for the quantization noise. The result is
that most of the noise is at higher frequencies, where it can
be removed by the digital low-pass filter. This noise shaping is
shown in Figure 40.
447
0
894
2
NOISE
SIGNAL
DIGITAL
FILTER
ANTIALIAS
FILTER (RC)
SAMPLING
FREQUENCY
HIGH RESOLUTION
OUTPUT FROM DIGITAL
LPF
SHAPED
NOISE
447
0
894
2
NOISE
SIGNAL
FREQUENCY (kHz)
FREQUENCY (kHz)
0
Figure 40. Noise Reduction due to Oversampling and
Noise Shaping in the Analog Modulator
相關(guān)PDF資料
PDF描述
ADG804 0.5 ohm CMOS 1.65 V TO 3.6 V 4-Channel Multiplexer
ADG804YRM 0.5 ohm CMOS 1.65 V TO 3.6 V 4-Channel Multiplexer
ADG804YRM-REEL 0.5 ohm CMOS 1.65 V TO 3.6 V 4-Channel Multiplexer
ADG804YRM-REEL7 0.5 ohm CMOS 1.65 V TO 3.6 V 4-Channel Multiplexer
ADN2525 10.7 Gbps Active Back-Termination, Differential Laser Diode Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADE7763ARSZ 功能描述:IC ENERGY METERING 1PHASE 20SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測(cè)量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:*
ADE7763ARSZ 制造商:Analog Devices 功能描述:IC, SINGLE PHASE ENERGY METER, SSOP-20
ADE7763ARSZRL 功能描述:IC ENERGY METERING 1PHASE 20SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測(cè)量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:*
ADE7763ARSZRL 制造商:Analog Devices 功能描述:IC, SINGLE PHASE ENERGY METER, SSOP-20
ADE7768 制造商:AD 制造商全稱:Analog Devices 功能描述:Energy Metering IC with Integrated Oscillator and Positive Power Accumulation