參數(shù)資料
型號: ADF4193BCPZ
廠商: Analog Devices Inc
文件頁數(shù): 11/32頁
文件大?。?/td> 0K
描述: IC PLL FREQ SYNTHESIZER 32LFCSP
標準包裝: 1
類型: 時鐘/頻率合成器,RF
PLL:
輸入: CMOS,TTL
輸出: 時鐘
電路數(shù): 1
比率 - 輸入:輸出: 2:1
差分 - 輸入:輸出: 是/無
頻率 - 最大: 3.5GHz
除法器/乘法器: 是/是
電源電壓: 2.7 V ~ 3.3 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應商設備封裝: 32-LFCSP-VQ(5x5)
包裝: 托盤
產品目錄頁面: 551 (CN2011-ZH PDF)
配用: EVAL-ADF4193EBZ2-ND - BOARD EVALUATION EB2 FOR ADF4193
EVAL-ADF4193EBZ1-ND - BOARD EVALUATION EB1 FOR ADF4193
Data Sheet
ADF4193
Rev. F | Page 19 of 32
CHARGE PUMP REGISTER (R4)
05328-
027
DB23
0
DB22
0
DB21
0
DB20
0
DB19
0
DB18
0
DB17
0
DB16
0
DB15
0
DB14
1
DB13
C9
DB12
C8
DB11
C7
DB10
C6
DB9
C5
DB8
C4
DB7
C3
DB6
C2
DB5
C1
DB4
F2
DB3
F1
DB2
C3 (1)
DB1
C2 (0)
DB0
C1 (0)
9-BIT TIMEOUT COUNTER
RESERVED
CONTROL
BITS
TIMER
SELECT
0
1
F2
0
1
0
1
F1
SW1/SW2
SW3
ICP
NOT USED
TIMER SELECT
C9
0
.
1
C8
0
.
1
C7
0
.
1
..........
C3
0
.
1
C2
0
1
.
0
1
C1
0
1
0
1
.
0
1
0
1
TIMEOUT COUNTER
0
1
2
3
.
508
509
510
511
xPFD CYCLES
0
4
8
12
.
2032
2036
2040
2044
DELAY s1
0
0.15
0.30
0.46
.
78.15
78.30
78.46
78.61
1DELAY WITH 26MHz PFD
Figure 33. Charge Pump Register (R4)
Reserved Bits
Bit DB23 to Bit DB14 are reserved and should be set to hex
code 001 for normal operation.
9-Bit Timeout Counter
These bits are used to program the fast lock timeout counters.
The counters are clocked at one-quarter the PFD reference
frequency, therefore, their time delay scales with the PFD
frequency according to
Delay(s) = (Timeout Counter Value × 4)/(PFD Frequency)
For example, if 35 were loaded with timer select (00) with a
13 MHz PFD, then SW1/SW2 would be switched after
(35 × 4)/13 MHz = 10.8 s
Timer Select
These two address bits select the timeout counter to be
programmed. Note that to set up the ADF4193 correctly
requires setup of these three timeout counters; therefore, three
writes to this register are required in the initialization sequence.
Table 6 shows example values for a GSM Tx synthesizer with a
60 kHz final loop BW. See the Applications section for more
information.
Table 6. Recommended Values for a GSM Tx LO
Timer Select
Timeout Counter
Value
Time (s) with
PFD = 13 MHz
10
ICP
28
8.6
01
SW1/2
35
10.8
00
SW3
35
10.8
On each write to R0, the timeout counters start. Switch SW3
closes until the SW3 counter times out. Similarly, switches
SW1/SW2 close until the SW1/SW2 counter times out. When
the ICP counter times out, the charge pump current is ramped
down from 64× to 1× in six binary steps. It is recommended
that the SW1, SW2, and SW3 timeout counter values are set
equal to the ICP timeout counter value plus 7, as in the example
相關PDF資料
PDF描述
VI-J0D-MZ-S CONVERTER MOD DC/DC 85V 25W
X9420YS16IZ IC DGTL POT 2.5K 1CH 16SOIC
MS3450L28-17SY CONN RCPT 15POS WALL MNT W/SCKT
SY58029UMG TR IC MUX DIFF LVPECL 4:1 32-MLF
X9409WS24ZT1 IC XDCP QUAD 64-TAP 10K 24-SOIC
相關代理商/技術參數(shù)
參數(shù)描述
ADF4193BCPZ-RL 功能描述:IC PLL FREQ SYNTHESIZER 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
ADF4193BCPZ-RL7 功能描述:IC PLL FREQ SYNTHESIZER 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
ADF4193SP1BCPZ 制造商:Analog Devices 功能描述:
ADF4193SP1BCPZ-RL7 制造商:Analog Devices 功能描述:
ADF4193SP2BCPZ-RL7 制造商:Analog Devices 功能描述: