- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9215 > ADF4193BCPZ (Analog Devices Inc)IC PLL FREQ SYNTHESIZER 32LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADF4193BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 29/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL FREQ SYNTHESIZER 32LFCSP |
| 標準包裝： | 1 |
| 類型： | 時鐘/頻率合成器，RF |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:1 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 3.5GHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 2.7 V ~ 3.3 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-VQ（5x5） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 551 (CN2011-ZH PDF) |
| 配用： | EVAL-ADF4193EBZ2-ND - BOARD EVALUATION EB2 FOR ADF4193 EVAL-ADF4193EBZ1-ND - BOARD EVALUATION EB1 FOR ADF4193 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁
ADF4193
Data Sheet
Rev. F | Page 6 of 32
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
05328-
003
1
CMR
2
AOUT
3
SW3
NOTES:
1. THE EXPOSED PAD MUST BE CONNECTED TO AGND.
4
AGND1
5
RFIN–
6
RFIN+
7
AVDD1
24
VP2
23
RSET
22
AGND2
21
DGND3
20
VP1
19
LE
18
DATA
17
CLK
8
DVDD1
ADF4193
TOP VIEW
9
D
G
ND
1
10
DV
DD
2
1
RE
F
IN
12
D
G
ND
2
13
DV
DD
3
14
SD
G
ND
15
S
DV
DD
16
M
UX
O
UT
32
V
P
3
31
AI
N+
30
CP
O
UT
+
29
SW
1
28
SW
G
ND
27
SW
2
26
CP
O
UT
–
25
AI
N–
PIN 1
INDICATOR
Figure 3. Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
CMR
Common-Mode Reference Voltage for the Differential Amplifier’s Output Voltage Swing. Internally biased to
three-fifths of VP3. Requires a 0.1 F capacitor to ground.
2
AOUT
Differential Amplifier Output to Tune the External VCO.
3
SW3
Fast-Lock Switch 3. Closed while SW3 timeout counter is active.
4
AGND1
Analog Ground. This is the ground return pin for the differential amplifier and the RF section.
5
RFIN
Complementary Input to the RF Prescaler. This point must be decoupled to the ground plane with a small bypass
capacitor, typically 100 pF.
6
RFIN+
Input to the RF Prescaler. This small signal input is ac-coupled to the external VCO.
7
AVDD1
Power Supply Pin for the RF Section. Nominally 3 V. A 100 pF decoupling capacitor to the ground plane should be
placed as close as possible to this pin.
8
DVDD1
Power Supply Pin for the N Divider. Should be the same voltage as AVDD1. A 0.1 F decoupling capacitor to ground
should be placed as close as possible to this pin.
9
DGND1
Ground Return Pin for DVDD1.
10
DVDD2
Power Supply Pin for the REFIN Buffer and R Divider. Nominally 3 V. A 0.1 F decoupling capacitor to ground
should be placed as close as possible to this pin.
11
REFIN
Reference Input. This is a CMOS input with a nominal threshold of VDD/2 and a dc equivalent input resistance of
100 k (see Figure 15). This input can be driven from a TTL or CMOS crystal oscillator or it can be ac-coupled.
12
DGND2
Ground Return Pin for DVDD2 and DVDD3.
13
DVDD3
Power Supply Pin for the Serial Interface Logic. Nominally 3 V.
14
SDGND
Ground Return Pin for the Σ-Δ Modulator.
15
SDVDD
Power Supply Pin for the Digital Σ-Δ Modulator. Nominally 3 V. A 0.1 F decoupling capacitor to the ground plane
should be placed as close as possible to this pin.
16
MUXOUT
Multiplexer Output. This multiplexer output allows either the lock detect, the scaled RF, or the scaled reference
frequency to be accessed externally (see Figure 35).
17
CLK
Serial Clock Input. Data is clocked into the 24-bit shift register on the CLK rising edge. This input is a high
impedance CMOS input.
18
DATA
Serial Data Input. The serial data is loaded MSB first with the three LSBs as the control bits. This input is a high
impedance CMOS input.
19
LE
Load Enable, CMOS Input. When LE goes high, the data stored in the shift register is loaded into the register that is
selected by the three LSBs.
20
VP1
Power Supply Pin for the Phase Frequency Detector (PFD). Nominally 5 V, should be at the same voltage at VP2.
A 0.1 F decoupling capacitor to ground should be placed as close as possible to this pin.
21
DGND3
Ground Return Pin for VP1.
22
AGND2
Ground Return Pin for VP2.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J0D-MZ-S | CONVERTER MOD DC/DC 85V 25W |
| X9420YS16IZ | IC DGTL POT 2.5K 1CH 16SOIC |
| MS3450L28-17SY | CONN RCPT 15POS WALL MNT W/SCKT |
| SY58029UMG TR | IC MUX DIFF LVPECL 4:1 32-MLF |
| X9409WS24ZT1 | IC XDCP QUAD 64-TAP 10K 24-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4193BCPZ-RL | 功能描述:IC PLL FREQ SYNTHESIZER 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| ADF4193BCPZ-RL7 | 功能描述:IC PLL FREQ SYNTHESIZER 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| ADF4193SP1BCPZ | 制造商:Analog Devices 功能描述: |
| ADF4193SP1BCPZ-RL7 | 制造商:Analog Devices 功能描述: |
| ADF4193SP2BCPZ-RL7 | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。