- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9673 > ADN2812ACPZ (Analog Devices Inc)IC CLOCK/DATA RECOVERY 32LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADN2812ACPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK/DATA RECOVERY 32LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 時鐘和數(shù)據(jù)恢復(fù)（CDR），多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | SONET/SDH |
| 輸入： | CML |
| 輸出： | CML |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 2.7GHz |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-VQ（5x5） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
ADN2812
Data Sheet
Rev. E | Page 20 of 28
Prior to reading back the data rate using the reference clock,
Control Register CTRLA Bits[7:6] bits must be set to the
appropriate frequency range with respect to the reference
clock being used. A fine data rate readback is then executed
as follows:
1. Write a 1 to CTRLA[1]. This enables the fine data rate
measurement capability of the ADN2812. This bit is
level-sensitive and does not need to be reset to perform
subsequent frequency measurements.
2. Reset MISC[2] by writing a 1 followed by a 0 to CTRLB[3].
This initiates a new data rate measurement.
3. Read back MISC[2]. If it is 0, the measurement is not
complete. If it is 1, the measurement is complete and the
data rate can be read back on FREQ[22:0]. The time for a
data rate measurement is typically 80 ms.
4. Read back the data rate from Register FREQ2[6:0],
Register FREQ1[7:0], and Register FREQ0[7:0].
Use the following equation to determine the data rate:
fDATARATE = (FREQ[22:0] × fREFCLK)/2(14+ SEL_RATE)
where:
FREQ[22:0] is the reading from FREQ2[6:0] (MSByte),
FREQ1[7:0], and FREQ0[7:0] (LSByte).
fDATARATE is the data rate (Mb/s).
fREFCLK is the REFCLK frequency (MHz).
SEL_RATE is the setting from CTRLA[7:6].
Table 13.
D22
D21...D17
D16
D15
D14...D9
D8
D7
D6...D1
D0
FREQ2[6:0]
FREQ1[7:0]
FREQ0[7:0]
For example, if the reference clock frequency is 32 MHz,
SEL_RATE = 1, because the CTRLA[7:6] setting is [01] and
the reference frequency falls into the 25 MHz to 50 MHz range.
Assume for this example that the input data rate is 2.488 Gb/s
(OC-48). After following Step 1 through Step 4, the value that is
read back on FREQ[22:0] = 0x26E010, which is equal to 2.5477
× 106. Plugging this value into the equation yields
(
)
(
)
Gb/s
488
.
2
/
6
e
32
6
e
5477
.
2
)
1
14
(
=
×
+
If subsequent frequency measurements are required, CTRLA[1]
should remain set to 1. It does not need to be reset. The meas-
urement process is reset by writing a 1 followed by a 0 to
CTRLB[3]. This initiates a new data rate measurement.
Follow Step 2 through Step 4 to read back the new data rate.
Note that a data rate readback is valid only if LOL is low. If LOL
is high, the data rate readback is invalid.
Additional Features Available via the I2C Interface
Coarse Data Rate Readback
The data rate can be read back over the I2C interface to approxi-
mately ±10% without the need of an external reference clock. A
9-bit register, COARSE_RD[8:0], can be read back when LOL
is deasserted. The 8 MSBs of this register are the contents of
the RATE[7:0] register. The LSB of the COARSE_RD register is
Bit MISC[0]. Table 14 provides coarse data rate readback to
within ±10%.
LOS Configuration
The LOS detector output, LOS (Pin 22), can be configured to
be either active high or active low. If CTRLC[2] is set to Logic 0
(default), the LOS pin is active high when a loss of signal condition
is detected. Writing a 1 to CTRLC[2] configures the LOS pin to
be active low when a loss of signal condition is detected.
System Reset
A frequency acquisition can be initiated by writing a 1 followed
by a 0 to the I2C Register Bit CTRLB[5]. This initiates a new
frequency acquisition while keeping the ADN2812 in the
operating mode that it was previously programmed to in
Register CTRL[A], Register CTRL[B], and Register CTRL[C].
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27467T25B19PA | CONN PLUG 19POS STRAIGHT W/PINS |
| ADN2817ACPZ | IC CLOCK/DATA RECOVERY 32-LFCSP |
| V375C48M150B | CONVERTER MOD DC/DC 48V 150W |
| ADN2818ACPZ | IC CLOCK/DATA RECOVERY 32-LFCSP |
| XRT91L31IQ-F | IC TXRX SONET/SDH 8BIT 64QFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADN2812ACPZ-RL | 功能描述:IC CLOCK/DATA RECOVERY 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| ADN2812ACPZ-RL7 | 功能描述:IC CLOCK/DATA RECOVERY 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| ADN2813 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Continuous Rate 10 Mb/s to 1.25 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2813ACPZ | 功能描述:IC CLK/DATA REC 1.25GBPS 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
| ADN2813ACPZ-500RL7 | 功能描述:IC CLK/DATA REC 1.25GBPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。