- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9673 > ADN2817ACPZ (Analog Devices Inc)IC CLOCK/DATA RECOVERY 32-LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADN2817ACPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK/DATA RECOVERY 32-LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 時(shí)鐘和數(shù)據(jù)恢復(fù)（CDR），多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | SONET/SDH |
| 輸入： | CML |
| 輸出： | CML |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 2.7GHz |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-VQ（5x5） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 788 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Data Sheet
ADN2817/ADN2818
Rev. E | Page 21 of 40
At medium jitter frequencies, the gain and tuning range of the
VCO are not large enough to track input jitter. In this case, the
VCO control voltage becomes large and saturates, and the VCO
frequency dwells at one extreme of its tuning range or the other.
The size of the VCO tuning range, therefore, has only a small
effect on the jitter accommodation. The delay-locked loop control
voltage is now larger, and so the phase shifter takes on the
burden of tracking the input jitter. The phase shifter range, in
UI, can be seen as a broad plateau on the jitter tolerance curve.
The phase shifter has a minimum range of 2 UI at all data rates.
The gain of the loop integrator is small for high jitter frequencies,
so that larger phase differences are needed to make the loop
control voltage big enough to tune the range of the phase shifter.
Large phase errors at high jitter frequencies cannot be tolerated.
In this region, the gain of the integrator determines the jitter
accommodation. Because the gain of the loop integrator declines
linearly with frequency, jitter accommodation is lower with higher
jitter frequency. At the highest frequencies, the loop gain is very
small, and little tuning of the phase shifter can be expected. In this
case, jitter accommodation is determined by the eye opening of the
input data, the static phase error, and the residual loop jitter
generation. The jitter accommodation is roughly 0.5 UI in this
region. The corner frequency between the declining slope and
the flat region is the closed-loop bandwidth of the delay-locked
loop, which is roughly 3 MHz at OC-48.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V375C48M150B | CONVERTER MOD DC/DC 48V 150W |
| ADN2818ACPZ | IC CLOCK/DATA RECOVERY 32-LFCSP |
| XRT91L31IQ-F | IC TXRX SONET/SDH 8BIT 64QFP |
| MS27496E19A32S | CONN RCPT 32POS BOX MNT W/SCKT |
| AD9548BCPZ | IC CLOCK GEN/SYNCHRONIZR 88LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADN2817ACPZ-RL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Continuous Rate 10 Mbps to 2.7 Gbps Clock and Data Recovery ICs |
| ADN2817ACPZ-RL7 | 功能描述:IC CLOCK/DATA RECOVERY 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| ADN2817XCPX | 制造商:Analog Devices 功能描述:CONTINUOUS RATE 12.3MB/S TO 2.7GB/S CLOCK AND DATA RECOVERY - Trays |
| ADN2817XCPZ | 制造商:Analog Devices 功能描述:CONTINUOUS RATE 12.3MB/S TO 2.7GB/S CLOCK AND DATA RECOVERY - Gel-pak, waffle pack, wafer, diced wafer on film |
| ADN2818 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Continuous Rate 12.3Mb/s to 2.7Gb/s Clock and Data Recovery ICs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。