
SBAS471B
– APRIL 2010 – REVISED APRIL 2011
REVISION HISTORY
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision A (September 2010) to Revision B
Page
Updated Family and Ordering Information table ...................................................................................................................
2Added Digital Filter section to Electrical Characteristics table ..............................................................................................
4Updated test conditions of Internal Reference, Output voltage parameter in Electrical Characteristics table .....................
5Updated format of Power Dissipation (Analog Supply = 3V) section in the Electrical Characteristics table ........................
7Changed 3V Power Dissipation, Quiescent channel power test conditions in the Electrical Characteristics table ..............
7Updated format of Power Dissipation (Analog Supply = 5V) section in the Electrical Characteristics table ........................
7Changed 5V Power Dissipation, Quiescent channel power test conditions in the Electrical Characteristics table ..............
7Changed values of -3dB Bandwidth column of
Table 1 .......................................................................................................
8Changed values of -3dB Bandwidth column of
Table 2 .......................................................................................................
8Changed description of VCAP3 in BGA Pin Assignments table .........................................................................................
10Changed CLK row in BGA Pin Assignments table .............................................................................................................
10Changed CLK row of PAG Pin Assignments table .............................................................................................................
12Changed description of VCAP3 in PAG Pin Assignments table .........................................................................................
12Updated and moved
Figure 14 ...........................................................................................................................................
17Changed description of CHnSET setting in Device Noise Measurements section ............................................................
19Changed description of (MVDDP
– MVDDN) for channels 1, 2, 5, 6, 7, and 8 in Supply Measurements (MVDDP,
MVDDN) section .................................................................................................................................................................
20Updated
Equation 4 ............................................................................................................................................................
23Updated
Equation 5 ............................................................................................................................................................
23Updated footnote 1 of
Figure 26 .........................................................................................................................................
25Added footnote 1 to
Table 6 ...............................................................................................................................................
26Added status and GPIO register bit description to Data Retrieval section .........................................................................
28Changed title of
Figure 29 ..................................................................................................................................................
29Updated
Figure 31 ..............................................................................................................................................................
30Updated
Figure 32 ..............................................................................................................................................................
31Updated
Figure 35 ..............................................................................................................................................................
33Changed STANDBY: Enter STANDBY Mode description ..................................................................................................
36Changed ID register row of
Table 10 ..................................................................................................................................
40Changed ID: ID Control Register section ...........................................................................................................................
41Changed bit descriptions of ID: ID Control Register section ..............................................................................................
41Changed description for bits 4 to 1 of PACE: PACE Detect Register section ....................................................................
48Updated
Figure 42 ..............................................................................................................................................................
52Updated
Figure 43 ..............................................................................................................................................................
53Updated
Figure 46 ..............................................................................................................................................................
56Updated
Figure 49 ..............................................................................................................................................................
58Updated
Figure 50 and added footnote 2 ...........................................................................................................................
60Updated
Figure 51 ..............................................................................................................................................................
61Updated
Figure 52 ..............................................................................................................................................................
61Updated
Figure 53 ..............................................................................................................................................................
63Added Analog Input Structure section ................................................................................................................................
65Copyright
2010–2011, Texas Instruments Incorporated
69