- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19467 > ADSP-2186LBSTZ-160 (Analog Devices Inc)IC DSP CONTROLLER 16BIT 100LQFP PDF資料下載
參數(shù)資料
| 型號： | ADSP-2186LBSTZ-160 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 47/48頁 |
| 文件大小： | 0K |
| 描述： | IC DSP CONTROLLER 16BIT 100LQFP |
| 標準包裝： | 1 |
| 系列： | ADSP-21xx |
| 類型： | 定點 |
| 接口： | 主機接口，串行端口 |
| 時鐘速率： | 40MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 40kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 3.30V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應商設備封裝： | 100-LQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁
Rev. C
|
Page 8 of 48
|
January 2008
ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L
RESET
The RESET signal initiates a master reset of the ADSP-218xL.
The RESET signal must be asserted during the power-up
sequence to assure proper initialization. RESET during initial
power-up must be held long enough to allow the internal clock
to stabilize. If RESET is activated any time after power-up, the
clock continues to run and does not require stabilization time.
The power-up sequence is defined as the total time required for
the crystal oscillator circuit to stabilize after a valid VDD is
applied to the processor, and for the internal phase-locked loop
(PLL) to lock onto the specific crystal frequency. A minimum of
2000 CLKIN cycles ensures that the PLL has locked, but does
not include the crystal oscillator start-up time. During this
power-up sequence, the RESET signal should be held low. On
any subsequent resets, the RESET signal must meet the mini-
mum pulse width specification (tRSP).
The RESET input contains some hysteresis; however, if an RC
circuit is used to generate the RESET signal, the use of an exter-
nal Schmitt trigger is recommended.
The master reset sets all internal stack pointers to the empty
stack condition, masks all interrupts, and clears the MSTAT
register. When RESET is released, if there is no pending bus
request and the chip is configured for booting, the boot-loading
sequence is performed. The first instruction is fetched from on-
chip program memory location 0x0000 once boot loading
completes.
MEMORY ARCHITECTURE
The ADSP-218xL series provides a variety of memory and
peripheral interface options. The key functional groups are Pro-
gram Memory, Data Memory, Byte Memory, and I/O. Refer to
in the ADSP-218xL series.
Program Memory
Program Memory (Full Memory Mode) is a 24-bit-wide space
for storing both instruction opcodes and data. The member
DSPs of this series have up to 32K words of Program Memory
RAM on chip, and the capability of accessing up to two 8K
external memory overlay spaces, using the external data bus.
Program Memory (Host Mode) allows access to all internal
memory. External overlay access is limited by a single external
address line (A0). External program execution is not available in
Host Mode due to a restricted data bus that is only 16 bits wide.
Data Memory
Data Memory (Full Memory Mode) is a 16-bit-wide space used
for the storage of data variables and for memory-mapped con-
trol registers. The ADSP-218xL series has up to 32K words of
Data Memory RAM on-chip. Part of this space is used by 32
memory-mapped registers. Support also exists for up to two 8K
external memory overlay spaces through the external data bus.
All internal accesses complete in one cycle. Accesses to external
memory are timed using the wait states specified by the DWAIT
register.
Data Memory (Host Mode) allows access to all internal mem-
ory. External overlay access is limited by a single external
address line (A0).
Figure 3. External Crystal Connections
CLKIN
CLKOUT
XTAL
DSP
1M
Figure 4. ADSP-2184 Memory Architecture
PROGRAM MEMORY
PM OVERLAY 1,2
(EXTERNAL PM)
INTERNAL PM
PM OVERLAY 0
(RESERVED)
RESERVED
MODEB = 0
0x3FFF
0x2000
0x0000
0x0FFF
0x1000
0x1FFF
0x3FFF
0x2000
0x0000
0x3FE0
0x3FDF
0x3000
0x2FFF
0x1FFF
DATA MEMORY
DM OVERLAY 1,2
(EXTERNAL DM)
INTERNAL DM
32 MEMORY-MAPPED
CONTROL REGISTERS
4064 RESERVED
WORDS
DM OVERLAY 0
(RESERVED)
PROGRAM MEMORY
RESERVED
EXTERNAL PM
MODEB = 1
0x3FFF
0x2000
0x0000
0x1FFF
相關PDF資料 |
PDF描述 |
|---|---|
| OKX-T/16-W5N-C | CONV DC/DC SIP 52.8W .75-3.6VOUT |
| MAX6699EE99+ | IC TEMP MONITOR 5CH 16-QSOP |
| ADSP-BF527KBCZ-6C2 | IC DSP 16BIT 600MHZ 289CSPBGA |
| MAX6695AUB+ | IC SENSOR TEMP SMBUS 10-UMAX |
| XCR3256XL-7PQ208C | IC CPLD 256MCELL 3.3V HP 208PQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2186LKST-115 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 28.8MHz 28.8MIPS 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:3.3V16BITDSP,28.8MIPS,8KWRDSPM/DM,100TQF - Bulk |
| ADSP-2186LKST-115R | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 28.8MHz 28.8MIPS 100-Pin LQFP T/R |
| ADSP-2186LKST-115R3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer |
| ADSP-2186LKST-133 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 32.2MHz 32.2MIPS 100-Pin LQFP |
| ADSP-2186LKST-160 | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer |
發(fā)布緊急采購，3分鐘左右您將得到回復。