參數(shù)資料
型號： ADV7180WBCPZ-REEL
廠商： Analog Devices Inc
文件頁數(shù)： 22/116頁
文件大?。?/td> 0K
描述： IC VIDEO DECODER SDTV 40LFCSP
標(biāo)準(zhǔn)包裝： 2,500
類型： 視頻解碼器
應(yīng)用： 數(shù)碼相機(jī)，手機(jī)，便攜式視頻
安裝類型： 表面貼裝
封裝/外殼： 40-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 40-LFCSP-VQ（6x6）
包裝： 帶卷 (TR)
Data Sheet
ADV7180
Rev. I | Page 13 of 116
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
32-LEAD LFCSP
05
70
0-
0
57
NOTES
1. THE EXPOSEDPAD MUST BE CONNECTEDTO GND.
1
2
3
4
5
6
7
8
HS
DGND
DVDDIO
SFL
P7
P6
P5
P4
17
18
19
20
21
22
23
24
ELPF
PVDD
AIN1
VREFP
VREFN
AVDD
AIN2
AIN3
PIN1
INDICATOR
ADV7180
LFCSP
TOP VIEW
(Not to Scale)
25
26
27
28
29
30
31
32
16
15
14
13
12
11
10
9
P0
P1
DV
DD
XT
A
L
XT
A
L
1
LL
C
P2
P3
R
ESE
T
AL
S
B
S
DAT
A
SC
L
K
DG
ND
DV
DD
VS/
F
IE
L
D
IN
TR
Q
Figure 8. 32-Lead LFCSP Pin Configuration
Table 9. 32-Lead LFCSP Pin Function Descriptions
Pin No.
Mnemonic
Type
Description
1
HS
O
Horizontal Synchronization Output Signal.
2, 29
DGND
G
Ground for Digital Supply.
3
DVDDIO
P
Digital I/O Supply Voltage (1.8 V to 3.3 V).
4
SFL
O
Subcarrier Frequency Lock. This pin contains a serial output stream that can be used to lock the
subcarrier frequency when this decoder is connected to any Analog Devices digital video encoder.
5 to 10, 15, 16
P7 to P2, P1, P0
O
Video Pixel Output Port.
11
LLC
O
Line-Locked Output Clock for the Output Pixel Data. Nominally 27 MHz but varies up or
down according to video line length.
12
XTAL1
O
This pin should be connected to the 28.6363 MHz crystal or not connected if an external
1.8 V, 28.6363 MHz clock oscillator source is used to clock the ADV7180. In crystal mode, the
crystal must be a fundamental crystal.
13
XTAL
I
Input Pin for the 28.6363 MHz Crystal. This pin can be overdriven by an external 1.8 V,
28.6363 MHz clock oscillator source. In crystal mode, the crystal must be a fundamental crystal.
14, 30
DVDD
P
Digital Supply Voltage (1.8 V).
17
ELPF
I
The recommended external loop filter must be connected to this ELPF pin, as shown in Figure 60.
18
PVDD
P
PLL Supply Voltage (1.8 V).
19, 23, 24
AIN1 to AIN3
I
Analog Video Input Channels.
20
VREFP
O
Internal Voltage Reference Output. See Figure 60 for recommended output circuitry.
21
VREFN
O
Internal Voltage Reference Output. See Figure 60 for recommended output circuitry.
22
AVDD
P
Analog Supply Voltage (1.8 V).
25
RESET
I
System Reset Input. Active low. A minimum low reset pulse width of 5 ms is required to
reset the ADV7180 circuitry.
26
ALSB
I
This pin selects the I2C address for the ADV7180. For ALSB set to Logic 0, the address selected
for a write is Address 0x40; for ALSB set to Logic 1, the address selected is Address 0x42.
27
SDATA
I/O
I2C Port Serial Data Input/Output Pin.
28
SCLK
I
I2C Port Serial Clock Input. The maximum clock rate is 400 kHz.
31
VS/FIELD
O
Vertical Synchronization Output Signal/Field Synchronization Output Signal.
32
INTRQ
O
Interrupt Request Output. Interrupt occurs when certain signals are detected on the input video
EPAD (EP)
The exposed pad must be connected to GND.
相關(guān)PDF資料
PDF描述
VI-2WF-IW-F1 CONVERTER MOD DC/DC 72V 100W
VE-B7R-MX-F4 CONVERTER MOD DC/DC 7.5V 75W
ADV7180KST48Z IC VID DECOD SDTV 10BIT 48LQFP
VI-2WD-IW-F4 CONVERTER MOD DC/DC 85V 100W
VE-B7R-MX-F2 CONVERTER MOD DC/DC 7.5V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7180WBST48Z 制造商:Analog Devices 功能描述:
ADV7180WBST48Z-RL 功能描述:視頻 IC 10-bit 4x Oversampling SDTV Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
ADV7180WBSTZ 功能描述:視頻 IC 10-bit 4x Oversampling SDTV Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
ADV7180WBSTZ-REEL 功能描述:視頻 IC 10-bit 4x Oversampling SDTV Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
ADV7181 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*