參數(shù)資料
型號(hào)： ADV7180WBCPZ-REEL
廠(chǎng)商： Analog Devices Inc
文件頁(yè)數(shù)： 26/116頁(yè)
文件大?。?/td> 0K
描述： IC VIDEO DECODER SDTV 40LFCSP
標(biāo)準(zhǔn)包裝： 2,500
類(lèi)型： 視頻解碼器
應(yīng)用： 數(shù)碼相機(jī)，手機(jī)，便攜式視頻
安裝類(lèi)型： 表面貼裝
封裝/外殼： 40-VFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 40-LFCSP-VQ（6x6）
包裝： 帶卷 (TR)
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
Data Sheet
ADV7180
Rev. I | Page 17 of 116
48-LEAD LQFP
48
NC
47
HS
46
IN
TR
Q
45
V
S
/F
IE
LD
44
DV
DD
43
DG
ND
42
GP
O2
41
GP
O3
40
SC
L
K
39
SD
A
T
A
38
AL
S
B
37
R
E
SET
35
AIN5
34
AIN4
33
AIN3
30
VFEFN
31
AVDD
32
AGND
36
AIN6
29
VREFP
28
AGND
27
AIN2
25
PVDD
26
AIN1
2
DVDDIO
3
SFL
4
DVDDIO
7
P7
6
GPO0
5
GPO1
1
DGND
8
P6
9
P5
10
P4
12
P2
11
P3
NC = NO CONNECT
13
DG
ND
14
LL
C
15
NC
16
XT
A
L
1
17
XT
A
L
18
DV
DD
19
DG
ND
20
P1
21
PW
R
D
W
N
22
P0
23
AG
ND
24
EL
PF
PIN 1
ADV7180
LQFP
TOP VIEW
(Not to Scale)
05
70
0-
06
2
Figure 11. 48-Lead LQFP Pin Configuration
Table 12. 48-Lead LQFP Pin Function Descriptions
Pin No.
Mnemonic
Type
Description
1, 13, 19, 43
DGND
G
Digital Ground.
2, 4
DVDDIO
P
Digital I/O Supply Voltage (1.8 V to 3.3 V).
3
SFL
O
Subcarrier Frequency Lock. This pin contains a serial output stream that can be used to lock the
subcarrier frequency when this decoder is connected to any Analog Devices digital video encoder.
5, 6, 41, 42
GPO0 to GPO3
O
General-Purpose Outputs. These pins can be configured via I2C to allow control of external devices.
7 to 12, 20, 22
P7 to P2, P1, P0
O
Video Pixel Output Port. See Table 100 for output configuration for 8-bit and 16-bit modes.
14
LLC
O
This is a line-locked output clock for the pixel data output by the ADV7180. It is nominally
27 MHz but varies up or down according to video line length.
15, 48
NC
No Connect Pins. These pins are not connected internally.
16
XTAL1
O
This pin should be connected to the 28.6363 MHz crystal or left as a no connect if an external 1.8 V,
28.6363 MHz clock oscillator source is used to clock the ADV7180. In crystal mode, the crystal
must be a fundamental crystal.
17
XTAL
I
This is the input pin for the 28.6363 MHz crystal, or this pin can be overdriven by an external 1.8 V,
28.6363 MHz clock oscillator source. In crystal mode, the crystal must be a fundamental crystal.
18, 44
DVDD
P
Digital Supply Voltage (1.8 V).
21
PWRDWN
I
A logic low on this pin places the ADV7180 in power-down mode.
23, 28, 32
AGND
G
Analog Ground.
24
ELPF
I
The recommended external loop filter must be connected to the ELPF pin, as shown in Figure 59.
PVDD
P
PLL Supply Voltage (1.8 V).
26, 27, 33 to 36
AIN1 to AIN6
I
Analog Video Input Channels.
29
VREFP
O
Internal Voltage Reference Output. See Figure 59 for recommended output circuitry.
30
VREFN
O
Internal Voltage Reference Output. See Figure 59 for recommended output circuitry.
31
AVDD
P
Analog Supply Voltage (1.8 V).
37
RESET
I
System Reset Input. Active low. A minimum low reset pulse width of 5 ms is required to reset
38
ALSB
I
This pin selects the I2C address for the ADV7180. For ALSB set to Logic 0, the address selected
for a write is Address 0x40; for ALSB set to Logic 1, the address selected is Address 0x42.
39
SDATA
I/O
I2C Port Serial Data Input/Output Pin.
40
SCLK
I
I2C Port Serial Clock Input. The maximum clock rate is 400 kHz.
45
VS/FIELD
O
Vertical Synchronization Output Signal/Field Synchronization Output Signal.
46
INTRQ
O
Interrupt Request Output. Interrupt occurs when certain signals are detected on the input video
47
HS
O
Horizontal Synchronization Output Signal.
相關(guān)PDF資料
PDF描述
VI-2WF-IW-F1 CONVERTER MOD DC/DC 72V 100W
VE-B7R-MX-F4 CONVERTER MOD DC/DC 7.5V 75W
ADV7180KST48Z IC VID DECOD SDTV 10BIT 48LQFP
VI-2WD-IW-F4 CONVERTER MOD DC/DC 85V 100W
VE-B7R-MX-F2 CONVERTER MOD DC/DC 7.5V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7180WBST48Z 制造商:Analog Devices 功能描述:
ADV7180WBST48Z-RL 功能描述:視頻 IC 10-bit 4x Oversampling SDTV Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
ADV7180WBSTZ 功能描述:視頻 IC 10-bit 4x Oversampling SDTV Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
ADV7180WBSTZ-REEL 功能描述:視頻 IC 10-bit 4x Oversampling SDTV Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
ADV7181 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multiformat SDTV Video Decoder
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*