- 您現在的位置：買賣IC網 > PDF目錄379660 > AK4122 (Electronic Theatre Controls, Inc.) 24 BIT 96KHZ SRC WITH DIR PDF資料下載
參數資料
| 型號： | AK4122 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 24 BIT 96KHZ SRC WITH DIR |
| 中文描述： | 24位96kHz Src與迪爾 |
| 文件頁數： | 23/54頁 |
| 文件大?。?/td> | 403K |
| 代理商： | AK4122 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
ASAHI KASEI
[AK4122]
MS0267-E-03
2004/08
- 23 -
De-emphasis Filter Control
The AK4122 includes the digital de-emphasis filter (tc=50/15
μ
s) by IIR filter corresponding to three sampling
frequencies (32kHz, 44.1kHz and 48kHz).
(1) When input port is DIR
When the input port is DIR and DEAU bit = “1”, the de-emphasis filter is enabled automatically by sampling frequency
(FS3-0 bit) and pre-emphasis information in the channel status. DEM1-0 bits can control the de-emphasis filter when
DEAU bit = “0”. When the de-emphasis filter is OFF, the internal de-emphasis filter is bypassed. When PEM bit = “0”,
the internal de-emphasis filter is always bypassed.
PEM
FS3
FS2
FS1
1
0
0
0
1
0
0
1
1
0
0
1
1
(Others)
0
x
x
x
Table 11. De-emphasis Auto Control (DEAU bit = “1”)
PEM
DEM1
DEM0
1
0
0
1
0
1
1
1
0
1
1
1
Table 12. De-emphasis Manual Control (DEAU bit = “0”)
(2) When input port is PORT1 or PORT2
When PORT1 or PORT2 is selected as input port, DEM1-0 bits can control the de-emphasis filter even if DEAU bit = “0”
or DEAU bit = “1”. In this case, the de-emphasis filter cannot enable automatically. When the de-emphasis filter is OFF,
the internal de-emphasis filter is bypassed.
DEM1
DEM0
0
0
0
1
1
0
1
1
Table 13. De-emphasis Manual Control
System Reset and Power-Down
The AK4122 has a full power-down mode for all circuits that is activated by the PDN pin, and a partial power-down mode
activated by the PWN bit. The AK4122 should be reset once at power-up by bringing PDN pin = “L”.
PDN pin:
All analog and digital circuits are placed in power-down and reset modes by bringing PDN pin = “L”. All the
registers are initialized and clocks are stopped. Read/Write operations to the registers are disabled.
PWN bit (Address 00H; D0):
Unlike the PDN pin operation described above, internal registers and mode settings are not initialized. Read/Write
operations to the registers are enabled.
FS0
0
0
1
Mode
44.1kHz
48kHz
32kHz
OFF
OFF
x
Mode
44.1kHz
OFF
48kHz
32kHz
Default
Mode
44.1kHz
OFF
48kHz
32kHz
Default
相關PDF資料 |
PDF描述 |
|---|---|
| AK4122VQ | 24 BIT 96KHZ SRC WITH DIR |
| AL-HY035A | 0805 YELLOW SMD Chip LED Lamps |
| AL-XJB361 | SUPER ORANGE RED AXIAL LED LAMPS |
| AL37204 | Video ASIC for 4 Channel multiplexing |
| ALD2711DA | DUAL MICROPOWER PRECISION RAIL TO RAIL CMOS OPERATIONAL AMPLIFIER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AK4122_1 | 制造商:AKM 制造商全稱:AKM 功能描述:24-Bit 96kHz SRC with DIR |
| AK4122A | 制造商:AKM 制造商全稱:AKM 功能描述:24-Bit 96kHz SRC with DIR |
| AK4122AVQ | 制造商:AKM 制造商全稱:AKM 功能描述:24-Bit 96kHz SRC with DIR |
| AK4122AVQP-L | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:SRC + DIR |
| AK4122VQ | 制造商:AKM 制造商全稱:AKM 功能描述:24-Bit 96kHz SRC with DIR |
發(fā)布緊急采購，3分鐘左右您將得到回復。