- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379660 > AK4122 (Electronic Theatre Controls, Inc.) 24 BIT 96KHZ SRC WITH DIR PDF資料下載
參數(shù)資料
| 型號： | AK4122 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 24 BIT 96KHZ SRC WITH DIR |
| 中文描述： | 24位96kHz Src與迪爾 |
| 文件頁數(shù)： | 35/54頁 |
| 文件大?。?/td> | 403K |
| 代理商： | AK4122 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
ASAHI KASEI
[AK4122]
MS0267-E-03
2004/08
- 35 -
Non-PCM (AC-3, MPEG, etc.) and DTS-CD Bitstream Detection
The DIR of the AK4122 has a Non-PCM steam auto-detection function. When the 32-bit mode Non-PCM preamble
based on Dolby “AC-3 Data Stream in IEC60958 Interface” is detected, the NPCM bit goes to “1”. The 96-bit sync code
consists of 0x0000, 0x0000, 0x0000, 0x0000, 0xF872 and 0x4E1F. Detection of this pattern will set the NPCM to “1”.
Once the NPCM is set to “1”, it will remain “1” until 4096 frames pass through the chip without an additional sync pattern
being detected (Timing diagram: Figure 27 and Figure 28). When those preambles are detected, the burst preambles Pc
and Pd (Pc: burst information, Pd: length code; Refer to Table 22, 23) that follow those sync codes are stored to registers.
The AK4122 also has a DTS-CD bitstream auto-detection function. When AK4122 detects DTS-CD bitstream, the
DTSCD bit goes to “1”. If the next sync code does not occur within 4096 frames, the DTSCD bit goes to “0” until either
the AK4122 detects the stream again. OR’ed value of the NPCM and DTSCD bits are output to the AUTO bit. The
AK4122 detects 14bit sync word and 16bit sync word of a DTS-CD bitstream, the detection function can be set ON/OFF
by DTS14 and DTS16 bit.
Serial
Control
Interface
The internal registers may be either written or read by the 4-wire
μ
P interface pins: CSN, CCLK, CDTI & CDTO. The
data on this interface consists of Chip address (2bits, C1/0 are fixed to “00”), Read/Write (1bit), Register address (MSB
first, 5bits) and Control data (MSB first, 8bits). Address and data is clocked in on the rising edge of CCLK and data is
clocked out on the falling edge. For write operations, data is latched after the 16th rising edge of CCLK, after a
high-to-low transition of CSN. For read operations, the CDTO output goes to high impedance after a low-to-high
transition of CSN. The maximum speed of CCLK is 5MHz. The chip address is fixed to “00”. The access to the chip
address except for “00” is invalid. PDN pin = “L” resets the registers to their default values. Read/Write can be access
without MCLK, BICK and , LRCK.
CSN
CCLK
CDTI
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
C1
C0
R/W
A4
A3
A2
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
CDTO
Hi-Z
Write
CDTI
C1
C0
R/W
A4
A3
A2
A1
A0
CDTO
Hi-Z
Read
D7
D6
D5
D4
D3
D2
D1
D0
Hi-Z
C1 - C0 : Chip Address (Fixed to "00")
R/W : READ / WRITE ("1" : WRITE, "0" : READ)
A4 - A0 : Register Address
D7 - D0 : Control Data
Figure 25. Control I/F Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4122VQ | 24 BIT 96KHZ SRC WITH DIR |
| AL-HY035A | 0805 YELLOW SMD Chip LED Lamps |
| AL-XJB361 | SUPER ORANGE RED AXIAL LED LAMPS |
| AL37204 | Video ASIC for 4 Channel multiplexing |
| ALD2711DA | DUAL MICROPOWER PRECISION RAIL TO RAIL CMOS OPERATIONAL AMPLIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4122_1 | 制造商:AKM 制造商全稱:AKM 功能描述:24-Bit 96kHz SRC with DIR |
| AK4122A | 制造商:AKM 制造商全稱:AKM 功能描述:24-Bit 96kHz SRC with DIR |
| AK4122AVQ | 制造商:AKM 制造商全稱:AKM 功能描述:24-Bit 96kHz SRC with DIR |
| AK4122AVQP-L | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:SRC + DIR |
| AK4122VQ | 制造商:AKM 制造商全稱:AKM 功能描述:24-Bit 96kHz SRC with DIR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。