參數(shù)資料
型號： AM29BDS320GBD3VMF
廠商： SPANSION LLC
元件分類： PROM
英文描述： 2M X 16 FLASH 1.8V PROM, 70 ns, PBGA64
封裝： 8 X 9 MM, 0.80 MM PITCH, FBGA-64
文件頁數(shù)： 11/75頁
文件大?。?/td> 1075K
代理商： AM29BDS320GBD3VMF
May 15, 2007 27243B2
Am29BDS320G
17
Data
Sheet
Current is reduced for the duration of the RESET# pulse. When RESET# is held
at VSS ± 0.2 V, the device draws CMOS standby current (ICC4). If RESET# is held
at VIL but not within VSS ± 0.2 V, the standby current will be greater.
RESET# may be tied to the system reset circuitry. A system reset would thus also
reset the Flash memory, enabling the system to read the boot-up firmware from
the Flash memory.
If RESET# is asserted during a program or erase operation, the device requires
a time of tREADY (during Embedded Algorithms) before the device is ready to read
data again. If RESET# is asserted when a program or erase operation is not ex-
ecuting, the reset operation is completed within a time of tREADY (not during
Embedded Algorithms). The system can read data tRH after RESET# returns to
VIH.
Refer to the AC Characteristics tables for RESET# parameters and to Figure 20,
“Reset Timings,” on page 56 for the timing diagram.
Output Disable Mode
When the OE# input is at VIH, output from the device is disabled. The outputs are
placed in the high impedance state.
Hardware Data Protection
The command sequence requirement of unlock cycles for programming or erasing
provides data protection against inadvertent writes (refer to Table 14, “Command
Definitions,” on page 36 for command definitions).
The device offers two types of data protection at the sector level:
The sector lock/unlock command sequence disables or re-enables both pro-
gram and erase operations in any sector.
When WP# is at VIL, sectors 0 and 1 (bottom boot) or sectors 68 and 69 (top
boot) are locked.
When ACC is at VIL, all sectors are locked.
The following hardware data protection measures prevent accidental erasure or
programming, which might otherwise be caused by spurious system level signals
during VCC power-up and power-down transitions, or from system noise.
Write Protect (WP#)
The Write Protect (WP#) input provides a hardware method of protecting data
without using VID.
If the system asserts VIL on the WP# pin, the device disables program and erase
functions in sectors 0 and 1 (bottom boot) or sectors 68 and 69 (top boot).
If the system asserts VIH on the WP# pin, the device reverts to whether the two
outermost 8K Byte boot sectors were last set to be protected or unprotected.
Note that the WP# pin must not be left floating or unconnected; inconsistent be-
havior of the device may result.
Low VCC Write Inhibit
When VCC is less than VLKO, the device does not accept any write cycles. This pro-
tects data during VCC power-up and power-down. The command register and all
internal program/erase circuits are disabled, and the device resets to reading
array data. Subsequent writes are ignored until VCC is greater than VLKO. The sys-
相關PDF資料
PDF描述
AM29BDS320GTC8VMF 2M X 16 FLASH 1.8V PROM, 90 ns, PBGA64
AM29DL163CB70RZCB 2M X 8 FLASH 3V PROM, 70 ns, PDSO48
AM29DL162CB120WCEB 2M X 8 FLASH 3V PROM, 120 ns, PBGA48
AM29DL162CB120EIN 2M X 8 FLASH 3V PROM, 120 ns, PDSO48
AM29DL162CT120EIB 2M X 8 FLASH 3V PROM, 120 ns, PDSO48
相關代理商/技術參數(shù)
參數(shù)描述
AM29BDS643GT5KVAI 制造商:Spansion 功能描述:FLASH PARALLEL 1.8V 64MBIT 4MX16 55NS 44FBGA - Trays
AM29BL802CB-65RZET 制造商:Spansion 功能描述:
AM29C01WW WAF 制造商:Advanced Micro Devices 功能描述:
AM29C10API 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM29C10AWW DIE 制造商:Advanced Micro Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*