- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄253907 > AM29F017D-120FD (SPANSION LLC) 2M X 8 FLASH 5V PROM, 120 ns, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | AM29F017D-120FD |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | 2M X 8 FLASH 5V PROM, 120 ns, PDSO48 |
| 封裝： | MO-142DD, TSOP-48 |
| 文件頁數(shù)： | 3/46頁 |
| 文件大?。?/td> | 1387K |
| 代理商： | AM29F017D-120FD |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
July 29, 2005
Am29F017D
9
DEVICE BUS OPERATIONS
This section describes the requirements and use of the
device bus operations, which are initiated through the
internal command register. The command register it-
self does not occupy any addressable memory loca-
tion. The register is composed of latches that store the
commands, along with the address and data informa-
tion needed to execute the command. The contents of
the register serve as inputs to the internal state ma-
chine. The state machine outputs dictate the function of
the device. The appropriate device bus operations
table lists the inputs and control levels required, and the
resulting output. The following subsections describe
each of these operations in further detail.
Table 1.
Am29F017D Device Bus Operations
Legend:
L = Logic Low = VIL, H = Logic High = VIH, VID = 12.0 ± 0.5 V, X = Don’t Care, DIN = Data In, DOUT = Data Out, AIN = Address In
Note: See the sections Sector Group Protection and Temporary Sector Unprotect for more information.
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the CE# and OE# pins to VIL. CE# is the power
control and selects the device. OE# is the output control
and gates array data to the output pins. WE# should re-
main at VIH.
The internal state machine is set for reading array
data upon device power-up, or after a hardware reset.
This ensures that no spurious alteration of the mem-
ory content occurs during the power transition. No
command is necessary in this mode to obtain array
data. Standard microprocessor read cycles that as-
sert valid addresses on the device address inputs
produce valid data on the device data outputs. The
device remains enabled for read access until the
command register contents are altered.
See “Reading Array Data” for more information. Refer
to the AC Read Operations table for timing specifica-
tions and to the Read Operations Timings diagram for
the timing waveforms. ICC1 in the DC Characteristics
table represents the active current specification for
reading array data.
Writing Commands/Command Sequences
To write a command or command sequence (which in-
cludes programming data to the device and erasing
sectors of memory), the system must drive WE# and
CE# to VIL, and OE# to VIH.
An erase operation can erase one sector, multiple sec-
tors, or the entire device. The Sector Address Tables in-
dicate the address space that each sector occupies. A
“sector address” consists of the address bits required
to uniquely select a sector. See the “Command Defini-
tions” section for details on erasing a sector or the en-
tire chip, or suspending/resuming the erase operation.
After the system writes the autoselect command se-
quence, the device enters the autoselect mode. The
system can then read autoselect codes from the inter-
nal register (which is separate from the memory array)
on DQ7–DQ0. Standard read cycle timings apply in this
mode. Refer to the “Autoselect Mode” and “Autoselect
Command Sequence” sections for more information.
ICC2 in the DC Characteristics table represents the ac-
tive current specification for the write mode. The “AC
Characteristics” section contains timing specification
tables and timing diagrams for write operations.
Program and Erase Operation Status
During an erase or program operation, the system may
check the status of the operation by reading the status
bits on DQ7–DQ0. Standard read cycle timings and ICC
Operation
CE#
OE#
WE#
RESET#
A0–A20
DQ0–DQ7
Read
L
H
AIN
DOUT
Write
L
H
L
H
AIN
DIN
CMOS Standby
VCC ± 0.5 V
X
VCC ± 0.5 V
X
High-Z
TTL Standby
H
X
H
X
High-Z
Output Disable
L
H
X
High-Z
Hardware Reset
X
L
X
High-Z
Temporary Sector Unprotect
(See Note)
X
VID
AIN
DIN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM29LV004T-70RFF | 512K X 8 FLASH 3V PROM, 70 ns, PDSO40 |
| AM29LV004T-80EF | 512K X 8 FLASH 3V PROM, 80 ns, PDSO40 |
| AT28C1024-20BM/883 | 64K X 16 EEPROM 5V, 200 ns, CDIP40 |
| AM99C641-45/LMC | 64K X 1 STANDARD SRAM, 45 ns, CQCC22 |
| AM27128A-15LIB | 16K X 8 UVPROM, 150 ns, CQCC32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29F017D-70FI | 制造商:Spansion 功能描述:FLASH PARALLEL 5V 16MBIT 2MX8 70NS 48TSOP - Trays |
| am29f017d-90fc/t | 制造商:Advanced Micro Devices 功能描述: |
| AM29F032B-120ED | 制造商:Spansion 功能描述: |
| AM29F032B75ED | 制造商:Advanced Micro Devices 功能描述: |
| AM29F032B-75EF | 制造商:Spansion 功能描述: 制造商:Spansion 功能描述:32M (4M X 8-BIT) 5V FLSH SCTR 制造商:Spansion 功能描述:IC, FLASH MEM, 32MBIT, 75NS, 40-TSOP, Memory Type:Flash - NOR, Memory Size:32Mbi |
發(fā)布緊急采購，3分鐘左右您將得到回復。