- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄166216 > AM42BDS640AGBC8IS (SPANSION LLC) Stacked Multi-Chip Package (MCP) Flash Memory and SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | AM42BDS640AGBC8IS |
| 廠商： | SPANSION LLC |
| 元件分類(lèi)： | 存儲(chǔ)器 |
| 英文描述： | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| 中文描述： | SPECIALTY MEMORY CIRCUIT, PBGA93 |
| 封裝： | 8 X 11.60 MM, FBGA-93 |
| 文件頁(yè)數(shù)： | 2/72頁(yè) |
| 文件大小： | 1064K |
| 代理商： | AM42BDS640AGBC8IS |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)
November 1, 2002
Am42BDS640AG
9
P R E L I M INARY
PIN DESCRIPTION
A19–A0
=
20 Address Inputs (Common)
A21–A20
=
2 Address Inputs (Flash)
DQ15–DQ0
=
16 Data Inputs/Outputs (Common)
CE#f
=
Chip Enable (Flash)
CE1#s
=
Chip Enable 1 (SRAM)
CE2s
=
Chip Enable 2 (SRAM)
OE#
=
Output Enable (Common)
WE#
=
Write Enable (Common)
UB#s
=
Upper Byte Control (SRAM)
LB#s
=
Lower Byte Control (SRAM)
RESET#
=
Hardware Reset Pin, Active Low
VCCf
=
Flash 1.8 volt-only single power
supply (see Product Selector Guide
for speed options and voltage sup-
ply tolerances)
VIOf
=
Input & Output Buffer Power Supply
must be tied to VCCf.
VCCs
=
SRAM Power Supply
VSS
=
Device Ground (Common)
NC
=
Pin Not Connected Internally
RDY
=
Ready output; indicates the status of
the Burst read. Low = data not valid
at expected time. High = data valid.
CLK
=
CLK is not required in asynchronous
mode. In burst mode, after the initial
word is output, subsequent active
edges of CLK increment the internal
address counter.
AVD#
=
Address Valid input. Indicates to de-
vice that the valid address is present
on the address inputs (A21–A0).
Low = for asynchronous mode, indi-
cates valid address; for burst mode,
causes starting address to be
latched.
High = device ignores address in-
puts
WP#
=
Hardware write protect input. At V
IL,
disables program and erase func-
tions in the two outermost sectors.
Should be at V
IH for all other condi-
tions.
ACC
=
At V
ID, accelerates programming;
automatically places device in un-
lock bypass mode. At V
IL, locks all
sectors. Should be at V
IH for all other
conditions.
LOGIC SYMBOL
20
16
DQ15–DQ0
A19–A0
CE#f
OE#
WE#
RESET#
UB#s
RDY
WP#
A21–A20
LB#s
ACC
CE1#s
CE2s
AVD#
CLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM42BDS640AGBC8IT | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42BDS640AGBC9IS | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42BDS640AG | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM49DL3208GB70FS | SPECIALTY MEMORY CIRCUIT, PBGA69 |
| AM4J-67205L-55 | 8K X 9 OTHER FIFO, 55 ns, CQCC32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM42BDS640AGBC8IT | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only, Simultaneous Operation, Burst Mode Flash Memory and 16 Mbit (1 M x 16-Bit) Static RAM |
| AM42BDS640AGBC9IS | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42BDS640AGBC9IT | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42BDS640AGBD8IS | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42BDS640AGBD8IT | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。