- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166216 > AM42BDS640AGBC8IS (SPANSION LLC) Stacked Multi-Chip Package (MCP) Flash Memory and SRAM PDF資料下載
參數(shù)資料
| 型號： | AM42BDS640AGBC8IS |
| 廠商： | SPANSION LLC |
| 元件分類： | 存儲器 |
| 英文描述： | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| 中文描述： | SPECIALTY MEMORY CIRCUIT, PBGA93 |
| 封裝： | 8 X 11.60 MM, FBGA-93 |
| 文件頁數(shù)： | 39/72頁 |
| 文件大小： | 1064K |
| 代理商： | AM42BDS640AGBC8IS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
November 1, 2002
Am42BDS640AG
43
P R E L I M INARY
AC CHARACTERISTICS
Notes:
1. Figure shows total number of wait states set to seven cycles. The total number of wait states can be programmed from two
cycles to seven cycles. Clock is set for active rising edge.
2. If any burst address occurs at a 64-word boundary, one additional clock cycle is inserted, and is indicated by RDY.
3. The device is in synchronous mode.
4. A17 = 1.
Figure 13.
Synchronous Burst Mode Read
Note: Figure assumes 7 wait states for initial access, 54 MHz clock, and automatic detect synchronous read. D0–D7 in data
waveform indicate the order of data within a given 8-word address range, from lowest to highest. Data will wrap around within
the 8 words non-stop unless the RESET# is asserted low, or AVD# latches in another address. Starting address in figure is the
7th address in range (A6). See “Requirements for Synchronous (Burst) Read Operation”. The Set Configuration Register
command sequence has been written with A18=1; device will output RDY with valid data.
Figure 14.
8-word Linear Burst with Wrap Around
Da
Da + 1
Da + n
OE#
DQ15-DQ0
A21-A0
Aa
AVD#
RDY
CLK
CE#
tCAS
tAAS
tAVC
tAVD
tAAH
tOE
tRACC
tOEZ
tCEZ
tIACC
tBDH
7 cycles for initial access shown.
Hi-Z
12
3
4
56
7
tRDYS
tBACC
tACC
f
D6
D7
OE#
DQ15-DQ0
A21-A0
Aa
AVD#
RDY
CLK
CE#f
tCES
tACS
tAVDS
tAVD
tACH
tOE
tIACC
tBDH
D0
D1
D5
D6
7 cycles for initial access shown.
18.5 ns typ. (54 MHz)
Hi-Z
tRACC
1
2
3
456
7
tRDYS
tBACC
tACC
相關PDF資料 |
PDF描述 |
|---|---|
| AM42BDS640AGBC8IT | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42BDS640AGBC9IS | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42BDS640AG | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM49DL3208GB70FS | SPECIALTY MEMORY CIRCUIT, PBGA69 |
| AM4J-67205L-55 | 8K X 9 OTHER FIFO, 55 ns, CQCC32 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM42BDS640AGBC8IT | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only, Simultaneous Operation, Burst Mode Flash Memory and 16 Mbit (1 M x 16-Bit) Static RAM |
| AM42BDS640AGBC9IS | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42BDS640AGBC9IT | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42BDS640AGBD8IS | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42BDS640AGBD8IT | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。