- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166216 > AM42BDS640AGBC8IS (SPANSION LLC) Stacked Multi-Chip Package (MCP) Flash Memory and SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | AM42BDS640AGBC8IS |
| 廠商： | SPANSION LLC |
| 元件分類： | 存儲(chǔ)器 |
| 英文描述： | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| 中文描述： | SPECIALTY MEMORY CIRCUIT, PBGA93 |
| 封裝： | 8 X 11.60 MM, FBGA-93 |
| 文件頁數(shù)： | 65/72頁 |
| 文件大?。?/td> | 1064K |
| 代理商： | AM42BDS640AGBC8IS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當(dāng)前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
November 1, 2002
Am42BDS640AG
67
P R E L I M INARY
SRAM AC CHARACTERISTICS
Notes:
1. UB#s and LB#s controlled.
2. t
CW is measured from CE1#s going low to the end of write.
3. t
WR is measured from the end of write to the address change. tWR applied in case a write ends as CE1#s or WE# going high.
4. tAS is measured from the address valid to the beginning of write.
5. A write occurs during the overlap (t
WP) of low CE#1 and low WE#. A write begins when CE1#s goes low and WE# goes low when
asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A
write ends at the earliest transition when CE1#s goes high and WE# goes high. The t
WP is measured from the beginning of write
to the end of write.
Figure 38.
SRAM Write Cycle—UB#s and LB#s Control
Address
Data Valid
UB#s, LB#s
WE#
Data In
Data Out
High-Z
tWC
CE1#s
CE2s
tAW
tBW
tDW
tDH
tWR (See Note 3)
tAS
(See Note 4)
tCW
(See Note 2)
tCW (See Note 2)
tWP
(See Note 5)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM42BDS640AGBC8IT | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42BDS640AGBC9IS | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42BDS640AG | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM49DL3208GB70FS | SPECIALTY MEMORY CIRCUIT, PBGA69 |
| AM4J-67205L-55 | 8K X 9 OTHER FIFO, 55 ns, CQCC32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM42BDS640AGBC8IT | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only, Simultaneous Operation, Burst Mode Flash Memory and 16 Mbit (1 M x 16-Bit) Static RAM |
| AM42BDS640AGBC9IS | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42BDS640AGBC9IT | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42BDS640AGBD8IS | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42BDS640AGBD8IT | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。