- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C874VC (ADVANCED MICRO DEVICES INC) NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C874VC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 網(wǎng)絡(luò)接口 |
| 英文描述： | NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver |
| 中文描述： | DATACOM, ETHERNET TRANSCEIVER, PQFP80 |
| 封裝： | 12 X 12 MM, PLASTIC, MO-136BAM, TQFP-80 |
| 文件頁數(shù)： | 15/60頁 |
| 文件大?。?/td> | 869K |
| 代理商： | AM79C874VC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
Am79C874
15
P R E L I M I N A R Y
FUNCTIONAL DESCRIPTION
The NetPHY-1LP device integrates the 100BASE-X
PCS, PMA, and PMD functions and the 10BASE-T
Manchester ENDEC and transceiver functions in a sin-
gle chip for Ethernet 10 Mbps and 100 Mbps opera-
tions. It performs 4B/5B, MLT3, NRZI, and Manchester
encoding and decoding, clock and data recovery,
stream cipher scrambling/descrambling, adaptive
equalization, line transmission, carrier sense and link
integrity monitor, Auto-Negotiation, and MII manage-
ment functions. It provides an IEEE 802.3u compatible
Media Independent Interface (MII) to communicate
with an Ethernet Media Access Controller (MAC). Se-
lection of 10 Mbps or 100 Mbps operation is based on
settings of internal Serial Management Interface regis-
ters or determined by the on-chip Auto-Negotiation
logic. The device can be set to operate either in full-du-
plex mode or half-duplex mode for either 10 Mbps or
100 Mbps.
The NetPHY-1LP device communicates with a re-
peater, switch, or MAC device through either the Media
Independent Interface (MII) or the 10 Mbps 7-wire
(GPSI) interface.
The NetPHY-1LP device consists of the following func-
tional blocks:
I
MII Mode
I
7-Wire (GPSI) Mode
I
PCS Bypass (5B Symbol) Mode
I
100BASE-X Block including:
—
Transmit Process
—
Receive Process
—
4B/5B Encoder and Decoder
—
Scrambler and Descrambler
—
Link Monitor
—
MLT-3
—
Adaptive Equalizer
—
Baseline Wander Compensation
—
Clock/Data Recovery
—
PLL Clock Synthesizer
I
10BASE-T Block including:
—
Transmit Process
—
Receive Process
—
Interface Status
—
Collision Detect
—
Jabber
—
Reverse Polarity Detection and Correction
I
Auto-Negotiation and miscellaneous functions in-
cluding:
—
Auto-Negotiation
—
Parallel Detection
—
Far-End Fault
—
SQE (Heartbeat)
—
Loopback Operation
—
Reset
I
LED Port Configuration
I
Power Savings Mechanisms including:
—
Selectable Transformer
—
Power Down
—
Unplugged
—
Idle Wire
I
PHY Control and Management
Modes of Operation
The MII/GPSI/5B Symbol interface provides the data
path connection between the NetPHY-1LP transceiver
and the Media Access Controller (MAC), repeater, or
switch. The MDC and MDIO pins are responsible for
communication between the NetPHY-1LP transceiver
and the station management entity (STA). The MDC
and MDIO pins can be used in any mode of operation.
MII Mode
The purpose of the MII mode is to provide a simple,
easy to implement connection between the MAC Rec-
onciliation layer and the PHY. The MII is designed to
make the differences between various media transpar-
ent to the MAC sublayer.
The MII consists of a nibble wide receive data bus, a
nibble wide transmit data bus, and control signals to fa-
cilitate data transfers between the PHY and the Recon-
ciliation layer.
I
TXD (transmit data) is a nibble (4 bits) of data that
are driven by the reconciliation sublayer synchro-
nously with respect to TX_CLK. For each TX_CLK
period which TX_EN is asserted, TXD[3:0] are ac-
cepted for transmission by the PHY.
I
TX_CLK (transmit clock) output to the MAC recon-
ciliation sublayer is a continuous clock that provides
the timing reference for the transfer of the TX_EN,
TXD, and TX_ER signals.
I
TX_EN (transmit enable) input from the MAC recon-
ciliation sublayer to indicate nibbles are being
presented on the MII for transmission on the physi-
cal medium. TX_ER (transmit coding error) transi-
tions synchronously with respect to TX_CLK. If
TX_ER is asserted for one or more clock periods,
and TX_EN is asserted, the PHY will emit one or
more symbols that are not part of the valid data de-
limiter set somewhere in the frame being transmit-
ted.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C875 | NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver |
| AM79C875KC | NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver |
| AM79C875KI | NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver |
| AM79C901AJC | HomePHY Single-Chip 1/10 Mbps Home Networking PHY |
| AM79C901AJCT | HomePHY Single-Chip 1/10 Mbps Home Networking PHY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C874VD | 制造商:Advanced Micro Devices 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP |
| AM79C874VF | 制造商:Advanced Micro Devices 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP |
| AM79C874VI | 制造商:Advanced Micro Devices 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP |
| AM79C874WW | 制造商:Advanced Micro Devices 功能描述:8" WAFER, DIE IN WAFER FORM, SINGLE PORT ETHERNET 10/100 - Trays |
| AM79C875 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。