參數(shù)資料
型號： AM79C874VC
廠商： ADVANCED MICRO DEVICES INC
元件分類： 網(wǎng)絡(luò)接口
英文描述： NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver
中文描述： DATACOM, ETHERNET TRANSCEIVER, PQFP80
封裝： 12 X 12 MM, PLASTIC, MO-136BAM, TQFP-80
文件頁數(shù)： 17/60頁
文件大小： 869K
代理商： AM79C874VC
Am79C874
17
P R E L I M I N A R Y
Figure 1.
FXT± and FXR± Termination for 100BASE-FX
For 100BASE-FX operation, the NetPHY-1LP device
receives a PECL data stream from the fiber optic trans-
ceiver and decodes that data stream.
The 100BASE-X block consists of the following sub-
blocks:
—
Transmit Process
—
Receive Process
—
4B/5B Encoder and Decoder
—
Scrambler/Descrambler
—
Link Monitor
—
Far End Fault Generation and Detection & Code-
Group Generator
—
MLT-3 encoder/decoder with Adaptive
Equalization
—
Baseline Restoration
—
Clock Recovery
Transmit Process
The transmit process generates code-groups based on
the transmit control and data signals on the MII. This
process is also responsible for frame encapsulation
into a Physical Layer Stream, generating the collision
signal based on whether a carrier is received simulta-
neously during transmission and generating the Carrier
Sense CRS and Collision COL signals at the MII. The
transmit process is implemented in compliance with the
transmit state diagram as defined in Clause 24 of the
IEEE 802.3u specification.
The NetPHY-1LP device transmit function converts
synchronous 4-bit data nibbles from the MII to a 125-
Mbps differential serial data stream. The entire opera-
tion is synchronous to a 25-MHz clock and a 125-MHz
clock. Both clocks are generated by an on-chip PLL
clock synthesizer that is locked to an external 25-MHz
clock source.
In 100BASE-FX mode, the NetPHY-1LP device will by-
pass the scrambler. The output data is an NRZI PECL
signal. This PECL level signal will then drive the Fiber
transmitter.
Receive Process
The receive path includes a receiver with adaptive
equalization and DC restoration, MLT-3-to-NRZI con-
version, data and clock recovery at 125-MHz, NRZI-to-
NRZ conversion, Serial-to-Parallel conversion, de-
scrambling, and 5B to 4B decoding. The receiver circuit
starts with a DC bias for the differential RX± inputs, fol-
lows with a low-pass filter to filter out high-frequency
noise from the transmission channel media. An energy
detect circuit is also added to determine whether there
is any signal energy on the media. This is useful in the
power-saving mode. (See the description in
Power
HFBR/HFCT-5903
3.3 V MT-RJ
Am79C874
NetPHY-1LP
5 RD+
4 RD-
3 SD+
10 TD-
9 TD+
1 k
69
69
3.3 V
3.3 V
183
183
183
183
130
130
130
0.1
μ
F
0.1
μ
F
TEST1/FXR+
TEST0/FXR-
TEST3/SDI+
FXT-
FXT+
FX_SEL
69
69
22235I-3
相關(guān)PDF資料
PDF描述
AM79C875 NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver
AM79C875KC NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver
AM79C875KI NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver
AM79C901AJC HomePHY Single-Chip 1/10 Mbps Home Networking PHY
AM79C901AJCT HomePHY Single-Chip 1/10 Mbps Home Networking PHY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C874VD 制造商:Advanced Micro Devices 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP
AM79C874VF 制造商:Advanced Micro Devices 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP
AM79C874VI 制造商:Advanced Micro Devices 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP
AM79C874WW 制造商:Advanced Micro Devices 功能描述:8" WAFER, DIE IN WAFER FORM, SINGLE PORT ETHERNET 10/100 - Trays
AM79C875 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*