參數(shù)資料
型號(hào)： AM79C940KCW
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： Media Access Controller for Ethernet (MACE)
中文描述： 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP10
封裝： PLASTIC, QFP-100
文件頁(yè)數(shù)： 66/122頁(yè)
文件大?。?/td> 914K
代理商： AM79C940KCW
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)當(dāng)前第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
AMD
66
Am79C940
TDTREQ
will be asserted identi-
cally in both normal and burst
modes, when there is sufficient
space in the XMTFIFO to allow
the specified number of write
cycles to occur (programmed by
the XMTFW bits).
Cleared by activation of the
RESET
pin or SWRST bit.
Receive Burst. When set, the re-
ceive burst mode is selected. The
behavior of the Receive FIFO low
watermark, and hence the de-
assertion of
RDTREQ
, will be
modified.
RDTREQ
will de-assert
when there are only 2-bytes of
data available in the RCVFIFO
(so that a full word read can still
occur).
RDTREQ
will be asserted identi-
cally in both normal and burst
modes, when a minimum of
64-bytes have been received for
a new frame (or a runt packet has
been received and RPA is set).
Once the 64-byte limit has been
exceeded,
RDTREQ
will be as-
serted providing there is suffi-
cient data in the RCVFIFO to
exceed the threshold, as pro-
grammed by the RCVFW bits.
Cleared by activation of the
RESET
pin or SWRST bit.
Bit 0
RCVBRST
MAC Configuration
Control (MACCC)
This register programs the transmit and receive opera-
tion and behavior of the internal MAC engine. All bits
within the MAC Configuration Control register are
cleared upon hardware or software reset. Bit assign-
ments are as follows:
(REG ADDR 13)
PROM DXMT2PD EMBA RES DRCVPA
DRCVBC ENXMT ENRCV
Bit
Name
Description
Bit 7
PROM
Promiscuous. When PROM is
set all incoming frames are re-
ceived regardless of the destina-
tion address. PROM is cleared
by activation of the
RESET
pin or
SWRST bit.
Disable Transmit Two Part De-
ferral. When set, disables the
transmit two part deferral option.
DXMT2PD is cleared by activa-
tion of the
RESET
pin or SWRST
bit.
Bit 6
DXMT2PD
Bit 5
EMBA
Enable Modified Back-off Algo-
rithm. When set, enables the
modified
backoff
EMBA is cleared by activation of
the
RESET
pin or SWRST bit.
Reserved. Read as zeroes. Al-
ways write as zeroes.
Disable Receive Physical Ad-
dress. When set, the physical ad-
dress detection (Station or node
ID) of the MACE device will be
disabled. Packets addressed to
the nodes individual physical ad-
dress will not be recognized (al-
though the packet may be
accepted
by
mechanism).
cleared by activation of the
RESET
pin or SWRST bit.
Disable
Receive
When set, disables the MACE
device from responding to broad-
cast messages. Used for proto-
cols
that
do
broadcast addressing, except as
a function of multicast. DRCVBC
is cleared by activation of the
RE-
SET
pin or SWRST bit (broad-
cast messages will be received).
Enable
Transmit.
ENXMT = 1 enables transmis-
sion. With ENXMT = 0, no trans-
mission will occur. If ENXMT is
written as 0 during frame trans-
mission, a packet transmission
which is incomplete will have a
guaranteed CRC violation ap-
pended before the internal
Transmit FIFO is cleared. No
subsequent attempts to load the
FIFO should be made until
ENXMT is set and
TDTREQ
is
asserted. ENXMT is cleared by
activation of the
RESET
pin or
SWRST bit.
Enable Receive. Setting ENRCV
= 1 enables reception of frames.
With ENRCV = 0, no frames will
be received from the network into
the internal FIFO. When ENRCV
is written as 0, any receive frame
currently in progress will be com-
pleted (and valid data contained
in the RCVFIFO can be read by
the host) and the MACE device
will enter the monitoring state for
missed packets. Note that clear-
ing the ENRCV bit disables the
algorithm.
Bit 4
RES
Bit 3
DRCVPA
the
EADI
DRCVPA
is
Bit 2
DRCVBC
Broadcast.
not
support
Bit 1
ENXMT
Setting
Bit 0
ENRCV
相關(guān)PDF資料
PDF描述
AM79C960 PCnetTM-ISA Single-Chip Ethernet Controller
AM79C960KC PCnetTM-ISA Single-Chip Ethernet Controller
AM79C960KCW PCnetTM-ISA Single-Chip Ethernet Controller
AM79C961AKCW PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
AM79C961AKC PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C940KI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940KI/W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940VC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940VC/W 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩)
AM79C940VCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*