參數(shù)資料
型號: AM79C970AKCW
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述: 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
封裝: PLASTIC, QFP-132
文件頁數(shù): 111/219頁
文件大?。?/td> 1065K
代理商: AM79C970AKCW
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁當(dāng)前第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
P R E L I M I N A R Y
AMD
111
Am79C970A
address space is a Reset regis-
ter, the order of the read ac-
cesses is important.
Memory type indicator. Read as
ZEROs, write operations have
no effect. Indicates that this
base address register is 32 bits
wide and mapping can be
done anywhere in the 32-bit
memory space.
Memory space indicator. Read
as ZERO, write operations have
no effect. Indicates that this base
address register describes a
memory base address.
2–1
TYPE
0
MEMSPACE
PCI Expansion ROM Base Address Register
(Offset 30h)
The PCI Expansion ROM Base Address register is a
32-bit register that defines the base address, size and
address alignment of an Expansion ROM. It is located at
offset 30h in the PCI Configuration Space.
Bit
Name
Description
31–16ROMBASE
Expansion ROM base address
most significant 16 bits. These
bits are written by the host to
specify the location of the Expan-
sion ROM in all of memory
space. ROMBASE must be
written with a valid address
before the PCnet-PCI II control-
ler Expansion ROM access is
enabled by setting ROMEN (PCI
Expansion ROM Base Address
register, bit 0) and MEMEN (PCI
Command register, bit 1).
Since the 16 most significant bits
of the base address areprogram-
mable, the host can map
the Expansion ROM on any
64K boundary.
When the PCnet-PCI II controller
is enabled for Expansion ROM
access (ROMEN and MEMEN
are set to ONE), it monitors the
PCI bus for a valid memory com-
mand. If the value on AD[31:2]
during the address phase of the
cycle falls between ROMBASE
and ROMBASE + 64K – 4, the
PCnet-PCI II controller will drive
DEVSEL
indicating it will re-
spond to the access.
ROMBASE is read and written by
the host. ROMBASE is cleared
by H_RESET and is not affected
by S_RESET or by setting the
STOP bit.
ROM size. Read as ZEROs,
write operation have no effect.
15–11ROMSIZE
ROMSIZE indicates the maxi-
mum size of the Expansion ROM
the PCnet-PCI II controller can
support. The host can determine
the Expansion ROM size by writ-
ing FFFF F800h to the Expansion
ROM Base Address register. It
will read back a value of ZERO in
bits 15–11, indicating an Expan-
sion ROM size of 64K.
Note that ROMSIZE only speci-
fies the maximum size of Expan-
sion ROM the PCnet-PCI II
controller supports. A smaller
ROM can be used, too. The
actual size of the code in the Ex-
pansion ROM is always deter-
mined by reading the Expansion
ROM header.
Reserved location. Read as
ZEROs, write operations have
no effect.
Expansion ROM enable. Written
by the host to enable access
to the Expansion ROM. The
PCnet-PCI II controller will only
respond to accesses to the Ex-
pansion
ROM
ROMEN and MEMEN (PCI Com-
mand register, bit 1) are set
to ONE.
ROMEN is read and written by
the host. ROMEN is cleared by
H_RESET and is not effected by
S_RESET or by setting the
STOP bit.
10–1
RES
0
ROMEN
when
both
PCI Interrupt Line Register (Offset 3Ch)
The PCI Interrupt Line register is an 8-bit register that is
used to communicate the routing of the interrupt. This
register is written by the POST software as it initializes
the PCnet-PCI II controller in the system. The register is
read by the network driver to determine the interrupt
channel which the POST software has assigned to the
PCnet-PCI II controller. The PCI Interrupt Line register
is not modified by the PCnet-PCI II controller. It has no
effect on the operation of the device.
The PCI Interrupt Line register is located at offset 3Ch in
the PCI Configuration Space. It is read and written by
the host. It is cleared by H_RESET and is not affected
S_RESET or by setting the STOP bit.
PCI Interrupt Pin Register (Offset 3Dh)
This PCI Interrupt Pin register is an 8-bit register that in-
dicates the interrupt pin that the PCnet-PCI II controller
is using. The value for the PCnet-PCI II controller Inter-
rupt Pin register is 01h, which corresponds to
INTA
.
The PCI Interrupt Pin register is located at offset 3Dh in
the PCI Configuration Space. It is read only.
相關(guān)PDF資料
PDF描述
AM79C970AKC PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970AVC 制造商:Advanced Micro Devices 功能描述:
AM79C970AVC\\W 制造商:Advanced Micro Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
AM79C970AVC\W 制造商:Advanced Micro Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: 制造商:AMD 功能描述:
AM79C970AVC-G 制造商:Rochester Electronics LLC 功能描述:
AM79C970AVCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product