參數(shù)資料
型號(hào)： AM79C970AKCW
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述： 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
封裝： PLASTIC, QFP-132
文件頁數(shù)： 155/219頁
文件大?。?/td> 1065K
代理商： AM79C970AKCW
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁當(dāng)前第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
P R E L I M I N A R Y
AMD
155
Am79C970A
ble BCR locations will be reset to
their H_RESET values. The
contents of the Address PROM
locations, however, will not
be cleared.
If the EEPROM detection fails,
then all attempted PREAD
commands will terminate early
and PVALID will not be set. This
applies to the automatic read of
the EEPROM after H_RESET
as well as to host-initiated
PREAD commands.
Read accessible only. PVALID is
read only. Write operations have
no effect. PVALID is cleared to
ZERO during H_RESET and is
unaffected by S_RESET or by
setting the STOP bit.
14
PREAD
EEPROM Read command bit.
When this bit is set to ONE by the
host, the PVALID bit (BCR19, bit
15) will immediately be cleared to
ZERO and then the PCnet-PCI II
controller will perform a read op-
eration of 36 bytes from the
EEPROM through the Microwire
interface. The EEPROM data
that is fetched during the read
will be stored in the appropriate
internal registers on board
the PCnet-PCI II controller.
EEPROM contents will be indi-
rectly accessible to the host
through read accesses to the Ad-
dress PROM (offsets 0h through
Fh) and through read accesses
to the EEPROM-programmable
BCRs. Note that read accesses
from these locations will not actu-
ally access the EEPROM itself,
but instead will access the
PCnet-PCI II controller’s internal
copy of the EEPROM contents.
Write accesses to these loca-
tions may change the PCnet-PCI
II controller register contents, but
the EEPROM locations will not
be affected. EEPROM locations
may also be accessed directly
by programming bits 4–0 of
this register.
At the end of the read operation,
the PREAD bit will automatically
be
cleared
to
the PCnet-PCI II controller and
PVALID will be set, provided that
an EEPROM existed on the
Microwire interface pins and that
the checksum for the entire 36
bytes of EEPROM was correct.
ZERO
by
Note that when PREAD is set to
ONE, the PCnet-PCI II controller
will no longer respond to any ac-
cesses directed toward it, until
the
PREAD
completed successfully. The
PCnet-PCI II controller will termi-
nate these accesses with the
assertion of
DEVSEL
and
STOP
while
TRDY
is not asserted, sig-
naling to the initiator to discon-
nect and retry the access at a
later time.
operation
has
If a PREAD command is given to
the PCnet-PCI II controller but no
EEPROM is detected at the
Microwire interface pins, the
PREAD command will terminate
early, the PREAD bit will be
cleared to ZERO, the PVALID bit
will remain ZERO, and all
EEPROM-programmable BCR
locations will be reset to their
H_RESET values. The contents
of the Address PROM locations,
however, will not be cleared.
Read accessible always. Write
accessible only when either the
STOP or the SPND bit is set.
PREAD is cleared to ZERO dur-
ing H_RESET and is unaffected
by S_RESET or by setting the
STOP bit.
13
EEDET
EEPROM Detect. This bit indi-
cates the sampled value of the
EESK/
LED1
/SFBD pin at the ris-
ing edge of CLK during the last
clock during which
RST
is as-
serted. This value indicates
whether or not an EEPROM has
been detected at the EEPROM
interface. If this bit is a ONE, it in-
dicates that an EEPROM has
been detected. If this bit is a
ZERO, it indicates that an
EEPROM has not been detected.
Read accessible always. EEDET
is read only. Write operations
have no effect. It is unaffected by
S_RESET or by setting the
STOP bit.
The following table indicates the
possible combinations of EEDET
and
the
existence
EEPROM and the resulting op-
erations that are possible on the
EEPROM Microwire interface:
of
an
相關(guān)PDF資料
PDF描述
AM79C970AKC PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970AVC 制造商:Advanced Micro Devices 功能描述:
AM79C970AVC\\W 制造商:Advanced Micro Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
AM79C970AVC\W 制造商:Advanced Micro Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: 制造商:AMD 功能描述:
AM79C970AVC-G 制造商:Rochester Electronics LLC 功能描述:
AM79C970AVCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*