- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C974KCW (ADVANCED MICRO DEVICES INC) PCnetTM-SCSI Combination Ethernet and SCSI Controller for PCI Systems PDF資料下載
參數(shù)資料
| 型號： | AM79C974KCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnetTM-SCSI Combination Ethernet and SCSI Controller for PCI Systems |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| 封裝： | PLASTIC, QFP-132 |
| 文件頁數(shù)： | 21/153頁 |
| 文件大?。?/td> | 838K |
| 代理商： | AM79C974KCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁
P R E L I M I N A R Y
AMD
21
Am79C974
The PCnet-SCSI controller monitors the
PERR
input
during a bus master write cycle. It will assert the Data
Parity Reported bit in the Status register of the Configu-
ration Space when a parity error is reported by the target
device.
When
RST
is active,
PERR
is an input for NAND tree
testing.
REQA
Bus Request
Input/Output, Active Low
The Am79C974’s SCSI controller asserts
REQA
pin as
a signal that it wishes to become a bus master. Once as-
serted,
REQA
remains active until
GNTA
has become
active.
When
RST
is active,
REQA
is an input for NAND tree
testing. This is the only time
REQA
is an input.
REQB
Bus Request
Input/Output, Active Low
The Am79C974’s Ethernet controller asserts
REQB
pin
as a signal that it wishes to become a bus master. Once
asserted,
REQB
remains active until
GNT
has become
active, independent of subsequent assertion of
SLEEP
or setting of the STOP bit or access to the S_RESET
port (offset14h).
When
RST
is active,
REQB
is an input for NAND tree
testing. This is the only time
REQB
is an input.
RST
Reset
Input, Active Low
When
RST
is asserted low, then the PCnet-SCSI con-
troller performs an internal system reset of the type
H_RESET (HARDWARE_RESET).
RST
must be held
for a minimum of 30 CLK periods. While in the H_RE-
SET state, the PCnet-SCSI controller will disable or
deassert all outputs.
RST
may be asynchronous to the
CLK when asserted or deasserted. It is recommended
that the deassertion be synchronous to guarantee a
clean and bounce free edge.
When
RST
is active, NAND tree testing is enabled. All
PCI interface pins are in input mode. The result of the
NAND tree testing can be observed on the
BUSY
output
(pin 62).
SERR
System Error
Input/Output, Active Low, Open Drain
This signal is asserted for one CLK by the PCnet-SCSI
controller when it detects a parity error during the ad-
dress phase when its AD[31:00] lines are inputs.
The
SERR
pin is only active when SERREN (bit 8) and
PERREN (bit 6) in the PCI command register are set.
When
RST
is active,
SERR
is an input for NAND tree
testing.
STOP
Stop
Input/Output, Active Low
In the slave role, the PCnet-SCSI controller drives the
STOP
signal to inform the bus master to stop the current
transaction. In the bus master role, the PCnet-SCSI
controller receives the
STOP
signal and stops the cur-
rent transaction.
When
RST
is active,
STOP
is an input for NAND tree
testing.
TRDY
Target Ready
Input/Output, Active Low
This signal indicates the PCnet-SCSI controller’s ability
as a selected device to complete the current data phase
of the transaction.
TRDY
is used in conjunction with the
IRDY
. A data phase is completed on any clock both
TRDY
and
IRDY
are asserted. During a read
TRDY
indi-
cates that valid data is present on AD[31:00]. During a
write,
TRDY
indicates that data has been accepted.
Wait states are inserted until both
IRDY
and
TRDY
are
asserted simultaneously.
When
RST
is active,
TRDY
is an input for NAND tree
testing.
Ethernet Controller Pins
Board Interface
LED1
LED1
Output
This pin is shared with the EESK function. As
LED1
, the
function and polarity of this pin are programmable
through BCR5. By default,
LED1
is active LOW and it in-
dicates receive activity on the network. The
LED1
output
from the PCnet-SCSI controller is capable of sinking the
12 mA of current necessary to drive an LED directly.
The
LED1
pin is also used during EEPROM Auto-detec-
tion to determine whether or not an EEPROM is present
at the PCnet-SCSI controller Microwire interface. At the
trailing edge of the
RST
pin,
LED1
is sampled to deter-
mine the value of the EEDET bit in BCR19. A sampled
HIGH value means that an EEPROM is present, and
EEDET will be set to ONE. A sampled LOW value
means that an EEPROM is not present, and EEDET will
be set to ZERO. See the EEPROM Auto-detection sec-
tion for more details.
If no LED circuit is to be attached to this pin, then a pull
up or pull down resistor must be attached instead, in or-
der to resolve the EEDET setting.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C975 | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C973 | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C973KCW | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C975KCW | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C973VCW | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C975 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C975BKC\\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C975BKC\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C975BKD\\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C975BKD\W | 制造商:Advanced Micro Devices 功能描述:PCnet-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY 制造商:AMD (Advanced Micro Devices) 功能描述:PCnet-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。