參數(shù)資料
型號(hào): AMC1210IRHARG4
英文描述: Quad Digital Filter for 2nd-Order Delta-Sigma Modulator
中文描述: 四數(shù)字濾波器2階Δ-Σ調(diào)制器
文件頁數(shù): 14/47頁
文件大?。?/td> 805K
代理商: AMC1210IRHARG4
www.ti.com
AD0
Don't care
1st Data to write
2nd Data to write
3rd Data to write
4th Data to write
Address
1st read Data
2nd read Data
3rd read Data
4th read Data
CS
8 SPICLKs
8 SPICLKs
8 SPICLKs
8 SPICLKs
8 SPICLKs
8 SPICLKs
8 SPICLKs
8 SPICLKs
8 SPICLKs
WR
RD
SPI Option 2
Parallel Mode 1
In Parallel Mode 1, the host port uses WR and RD for independent write and read access to the AMC1210. The
current cycle is processed only when the CS input of the AMC1210 is low. RD indicates to the AMC1210 that
the host processor has requested a data transfer. The AMC1210 then outputs data to the host.
Parallel Mode 2
In Parallel Mode 2, the host port uses WR and RD for independent write and read access to the AMC1210. The
current cycle is processed only when the CS input of the AMC1210 is low. RD indicates to the AMC1210 that
the host processor has requested a data transfer. The AMC1210 then outputs data to the host.
AMC1210
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
During continuous read or write, the address increments after each read or write. When the address reaches
7Fh, the address counter starts over from 0. The data is written into the register map on the 16th WR of a data
word. If the CS is inactive before the 16th WR in a data word, the data is not written into the register map; the
data is lost.
Figure 12
shows a typical example of this functionality.
Figure 12. Typical Serial Communication Operation
SPI option 2 is recommended for use when the clock speed is greater than 25MHz. The only difference between
option 1 and 2 is the edge from which the output data is strobed. In option 2, the user should read the data on
the rising edge after the data from the register map is latched (one half clock cycle after Option 1). In this case,
an extra clock cycle is needed (25 clock cycles instead of 24). See the timing diagram in
Figure 3
.
To configure the registers in the AMC1210, the host process issues a WR signal to indicate that valid data is
available on the bus. The data is latched into the AMC1210 with the rising edge of the WR. The address for the
AMC1210 must be valid at the first rising edge of WR. To indicate that an address is issued, the signal ALE
must be set to high before the WR signal is set to low. The CS signal can stay low between two consecutive
writes or reads.
Figure 4
provides a detailed timing diagram of Parallel Mode 1.
To configure the AMC1210 registers, the host process issues a WR signal to indicate that valid data is available
on the bus. With the rising edge of WR, the data is latched into the AMC1210. The address is latched into
AMC1210 when the signal ALE is set to low. The CS signal can stay low between two consecutive writes or
reads.
Figure 5
provides a detailed timing diagram of Parallel Mode 2.
14
Submit Documentation Feedback
相關(guān)PDF資料
PDF描述
AMC1210IRHAT Quad Digital Filter for 2nd-Order Delta-Sigma Modulator
AMC1210IRHATG4 Quad Digital Filter for 2nd-Order Delta-Sigma Modulator
AMC142SMA Industrial Control IC
AMC7820 Analog Monitoring and Control Circuitry
AMC78L05 100mA / 3-TERMINAL 5V REGULATOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AMC1210IRHAT 功能描述:有源濾波器 4 Ch Dig Filter for ADS120X RoHS:否 制造商:Maxim Integrated 通道數(shù)量:1 截止頻率:150 KHz 電源電壓-最大:11 V 電源電壓-最小:4.74 V 最大工作溫度:+ 85 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP N 封裝:Tube
AMC1210IRHATG4 功能描述:有源濾波器 4Ch Dig Filter RoHS:否 制造商:Maxim Integrated 通道數(shù)量:1 截止頻率:150 KHz 電源電壓-最大:11 V 電源電壓-最小:4.74 V 最大工作溫度:+ 85 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP N 封裝:Tube
AMC1210MB-EVM 功能描述:有源濾波器開發(fā)工具 AMC1210 Mother Board RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 工具用于評(píng)估:MAX7408-MAX7415, MAX7418-MAX7425 截止頻率:1 Hz to 15 kHz 工作電源電壓:3 V, 5 V
AMC-123 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:High Performance Amplifier
AMC-123_V4 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:High Performance Amplifier