- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295111 > AT40KEL040KW1SB (ATMEL CORP) FPGA, 2304 CLBS, 50000 GATES, PQFP160 PDF資料下載
參數(shù)資料
| 型號： | AT40KEL040KW1SB |
| 廠商： | ATMEL CORP |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 2304 CLBS, 50000 GATES, PQFP160 |
| 封裝： | MQFP-160 |
| 文件頁數(shù)： | 20/42頁 |
| 文件大?。?/td> | 670K |
| 代理商： | AT40KEL040KW1SB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
27
AT40KEL040
4155G–AERO–05/05
AC Timing
Characteristics
Clocks and Reset Input buffers are measured from a V
IH of 1.5V at the input pad to the internal VIH of 50% of VCC.
Maximum times for clock input buffers and internal drivers are measured for rising edge delays only.
Notes:
1. CMOS buffer delays are measured from a V
IH of 1/2 VCC at the pad to the internal VIH at A. The input buffer load is constant.
2. Buffer delay is to a pad voltage of 1.5V with one output switching.
3. Parameter based on characterization and simulation; not tested in production.
4. Exact power calculation is available in Atmel FPGA Designer software.
Cell Function
Parameter
Path
Value
Units
Notes
Global Clocks and Set/Reset
GCK Input buffer
t
PD (max)
pad -> clock
3.3
ns
rising edge clock
FCK Input buffer
t
PD (max)
pad -> clock
1.9
ns
rising edge clock
Clock column driver
t
PD (max)
clock -> colclk
1.7
ns
rising edge clock
Clock sector driver
t
PD (max)
colclk -> secclk
0.8
ns
rising edge clock
GSRN Input buffer
t
PD (max)
colclk -> secclk
10.3
ns
Global clock to output
t
PD (max)
clock pad -> out
21.3
ns
rising edge clock
fully loaded clock tree
rising edge DFF
20 mA output buffer
50 pf pin load
Fast clock to output
t
PD (max)
clock pad -> out
19.9
ns
rising edge clock
fully loaded clock tree
rising edge DFF
20 mA output buffer
50 pf pin load
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT40KEL040KZ1SB | FPGA, 2304 CLBS, 50000 GATES, PQFP256 |
| AT89C2051-12SCT/R | 8-BIT, FLASH, 12 MHz, MICROCONTROLLER, PDSO20 |
| AT89C51-24JCT/R | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQCC44 |
| AT89C55-12JA | 8-BIT, FLASH, 12 MHz, MICROCONTROLLER, PQCC44 |
| AT90-1263TR | 0 MHz - 3000 MHz RF/MICROWAVE VARIABLE ATTENUATOR, 3.8 dB INSERTION LOSS-MAX |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT40KEL040KZ1-E | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad Hard Reprogrammable FPGAs with FreeRAM |
| AT40K-FFT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AT40K-FFT [Updated 8/98. 8 Pages] Fast fourier transform Intellectual Property Core for AT40K FPGAs |
| AT40KFL040 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad Hard Reprogrammable FPGAs with FreeRAM |
| AT40KFL040KW1-E | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad Hard Reprogrammable FPGAs with FreeRAM |
| AT40KFL040KW1-SCC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad Hard Reprogrammable FPGAs with FreeRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。