- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295111 > AT40KEL040KW1SB (ATMEL CORP) FPGA, 2304 CLBS, 50000 GATES, PQFP160 PDF資料下載
參數(shù)資料
| 型號： | AT40KEL040KW1SB |
| 廠商： | ATMEL CORP |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 2304 CLBS, 50000 GATES, PQFP160 |
| 封裝： | MQFP-160 |
| 文件頁數(shù)： | 4/42頁 |
| 文件大?。?/td> | 670K |
| 代理商： | AT40KEL040KW1SB |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
12
AT40KEL040
4155G–AERO–05/05
data flows through the bit. When a nibble is not (Write) addressed or LOAD is logic 0 or
WE is logic 1, data is latched in the nibble. The two CLOCK muxes are controlled
together; they both select CLOCK (for a synchronous RAM) or they both select “1” (for
an asynchronous RAM). CLOCK is obtained from the clock for the sector-column imme-
diately to the left and immediately above the RAM block. Writing any value to the RAM
clear byte during configuration clears the RAM (see the “AT40K/40KAL Configuration
Series” application note at www.atmel.com).
Figure 8. RAM Logic
Figure 9 on page 13 shows an exa mple of a RAM macro constructed u sing
AT40KEL040’s FreeRAM cells. The macro shown is a 128 x 8 dual-ported asynchro-
nous RAM. Note the very small amount of external logic required to complete the
address decoding for the macro. Most of the logic cells (core cells) in the sectors occu-
pied by the RAM will be unused: they can be used for other logic in the design. This
logic can be automatically generated using the macro generators.
Write Address
Din
Dout
Read Address
“1”
Write Enable NOT
RAM-Clear Byte
Dout
01
0
1
“1”
CLOCK
Load
5
Ain
Aout
WEN
Din
Load
Latch
Load
Latch
Load
Latch
Clear
32 x 4
Dual-port
RAM
OE
4
5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT40KEL040KZ1SB | FPGA, 2304 CLBS, 50000 GATES, PQFP256 |
| AT89C2051-12SCT/R | 8-BIT, FLASH, 12 MHz, MICROCONTROLLER, PDSO20 |
| AT89C51-24JCT/R | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQCC44 |
| AT89C55-12JA | 8-BIT, FLASH, 12 MHz, MICROCONTROLLER, PQCC44 |
| AT90-1263TR | 0 MHz - 3000 MHz RF/MICROWAVE VARIABLE ATTENUATOR, 3.8 dB INSERTION LOSS-MAX |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT40KEL040KZ1-E | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad Hard Reprogrammable FPGAs with FreeRAM |
| AT40K-FFT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AT40K-FFT [Updated 8/98. 8 Pages] Fast fourier transform Intellectual Property Core for AT40K FPGAs |
| AT40KFL040 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad Hard Reprogrammable FPGAs with FreeRAM |
| AT40KFL040KW1-E | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad Hard Reprogrammable FPGAs with FreeRAM |
| AT40KFL040KW1-SCC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad Hard Reprogrammable FPGAs with FreeRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。