- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11833 > ATMEGA328P-15MZ (Atmel)MCU AVR 32K FLASH 15MHZ 32-QFN PDF資料下載
參數(shù)資料
| 型號： | ATMEGA328P-15MZ |
| 廠商： | Atmel |
| 文件頁數(shù)： | 73/83頁 |
| 文件大?。?/td> | 0K |
| 描述： | MCU AVR 32K FLASH 15MHZ 32-QFN |
| 產(chǎn)品培訓模塊： | megaAVR Introduction |
| 標準包裝： | 1 |
| 系列： | AVR® ATmega |
| 核心處理器： | AVR |
| 芯體尺寸： | 8-位 |
| 速度： | 16MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設(shè)備： | 欠壓檢測/復位，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 23 |
| 程序存儲器容量： | 32KB（16K x 16） |
| 程序存儲器類型： | 閃存 |
| EEPROM 大?。?/td> | 1K x 8 |
| RAM 容量： | 2K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 8x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 32-VFQFN 裸露焊盤 |
| 包裝： | 剪切帶 (CT) |
| 其它名稱： | ATMEGA328P-15MZCT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
34
7810C–AVR–10/12
Atmel ATmega328P [Preliminary]
When applying an external clock, it is required to avoid sudden changes in the applied clock fre-
quency to ensure stable operation of the MCU. A variation in frequency of more than 2% from
one clock cycle to the next can lead to unpredictable behavior. If changes of more than 2% is
required, ensure that the MCU is kept in Reset during the changes.
Note that the System Clock Prescaler can be used to implement run-time changes of the internal
clock frequency while still ensuring stable operation. Refer to “System Clock Prescaler” on page
34 for details.
8.9
Clock Output Buffer
The device can output the system clock on the CLKO pin. To enable the output, the CKOUT
Fuse has to be programmed. This mode is suitable when the chip clock is used to drive other cir-
cuits on the system. The clock also will be output during reset, and the normal operation of I/O
pin will be overridden when the fuse is programmed. Any clock source, including the internal RC
Oscillator, can be selected when the clock is output on CLKO. If the System Clock Prescaler is
used, it is the divided system clock that is output.
8.10
Timer/Counter Oscillator
ATmega328P uses the same crystal oscillator for Low-frequency Oscillator and Timer/Counter
Oscillator. See “Low Frequency Crystal Oscillator” on page 31 for details on the oscillator and
crystal requirements.
ATmega328P share the Timer/Counter Oscillator Pins (TOSC1 and TOSC2) with XTAL1 and
XTAL2. When using the Timer/Counter Oscillator, the system clock needs to be four times the
oscillator frequency. Due to this and the pin sharing, the Timer/Counter Oscillator can only be
used when the Calibrated Internal RC Oscillator is selected as system clock source.
Applying an external clock source to TOSC1 can be done if EXTCLK in the ASSR Register is
written to logic one. See “Asynchronous Operation of Timer/Counter2” on page 147 for further
description on selecting external clock as input instead of a 32.768 kHz watch crystal.
8.11
System Clock Prescaler
The ATmega328P has a system clock prescaler, and the system clock can be divided by setting
the “CLKPR – Clock Prescale Register” on page 357. This feature can be used to decrease the
system clock frequency and the power consumption when the requirement for processing power
is low. This can be used with all clock source options, and it will affect the clock frequency of the
CPU and all synchronous peripherals. clk
I/O, clkADC, clkCPU, and clkFLASH are divided by a factor
as shown in Table 28-4 on page 308.
When switching between prescaler settings, the System Clock Prescaler ensures that no
glitches occurs in the clock system. It also ensures that no intermediate frequency is higher than
neither the clock frequency corresponding to the previous setting, nor the clock frequency corre-
sponding to the new setting. The ripple counter that implements the prescaler runs at the
frequency of the undivided clock, which may be faster than the CPU's clock frequency. Hence, it
is not possible to determine the state of the prescaler - even if it were readable, and the exact
time it takes to switch from one clock division to the other cannot be exactly predicted. From the
time the CLKPS values are written, it takes between T1 + T2 and T1 + 2 * T2 before the new
clock frequency is active. In this interval, 2 active clock edges are produced. Here, T1 is the pre-
vious clock period, and T2 is the period corresponding to the new prescaler setting.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT89C51IC2-RLRIL | IC MCU FLASH 8051 32K 3V 44-VQFP |
| VI-JWK-IW-F4 | CONVERTER MOD DC/DC 40V 100W |
| VI-JWK-IW-F3 | CONVERTER MOD DC/DC 40V 100W |
| VI-JWK-IW-F2 | CONVERTER MOD DC/DC 40V 100W |
| ATMEGA164P-B15AZ | IC MCU 8BIT 16KB FLASH 44TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATMEGA328P-20AU | 制造商:Atmel Corporation 功能描述:MCU 8-bit ATmega AVR RISC 32KB Flash 3.3V/5V 32-Pin TQFP |
| ATMEGA328P20MU | 制造商:Atmel Corporation 功能描述:MCU 8-Bit ATmega AVR RISC 32KB Flash 3.3V/5V 32-Pin MLF |
| ATMEGA328P-AN | 功能描述:8位微控制器 -MCU AVR 32K FLSH 2K SRAM 1KB EE-20 MHZ 105C RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| ATMEGA328P-ANR | 功能描述:8位微控制器 -MCU AVR 32K FLSH 2K SRAM 1KB EE-20 MHZ 105C RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| ATMEGA328P-AU | 功能描述:8位微控制器 -MCU 32KB In-system Flash 20MHz 1.8V-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。