參數(shù)資料
型號(hào)： CDB5346
廠商： Cirrus Logic Inc
文件頁(yè)數(shù)： 13/38頁(yè)
文件大?。?/td> 0K
描述： BOARD EVAL FOR CS5346
標(biāo)準(zhǔn)包裝： 1
ADC 的數(shù)量： 2
位數(shù)： 24
采樣率（每秒）： 192k
數(shù)據(jù)接口： 串行
輸入范圍： 3.15 Vpp
在以下條件下的電源（標(biāo)準(zhǔn)）： 205mW @ 192kSPS
工作溫度： -40°C ~ 85°C
已用 IC / 零件： CS5346
已供物品： 板，纜線，CD
產(chǎn)品目錄頁(yè)面： 756 (CN2011-ZH PDF)
相關(guān)產(chǎn)品： CS5346-CQZR-ND - IC ADC AUD 103DB 200KHZ 48-LQFP
598-1692-ND - IC ADC AUD 103DB 200KHZ 48LQFP
其它名稱： 598-1790
20
DS861PP3
CS5346
5.2.2
Master Mode
As a clock master, LRCK and SCLK will operate as outputs. LRCK and SCLK are internally derived from
MCLK with LRCK equal to Fs and SCLK equal to 64 x Fs as shown in Figure 8.
5.2.3
Slave Mode
In Slave Mode, SCLK and LRCK operate as inputs. The Left/Right clock signal must be equal to the sam-
ple rate, Fs, and must be synchronously derived from the supplied master clock, MCLK.
The serial bit clock, SCLK, must be synchronously derived from the master clock, MCLK, and be equal to
128x, 64x or 48x Fs, depending on the desired speed mode. Refer to Table 3 for required clock ratios.
5.3
High-Pass Filter and DC Offset Calibration
When using operational amplifiers in the input circuitry driving the CS5346, a small DC offset may be driven
into the A/D converter. The CS5346 includes a high-pass filter after the decimator to remove any DC offset
which could result in recording a DC level, possibly yielding clicks when switching between devices in a mul-
tichannel system.
The high-pass filter continuously subtracts a measure of the DC offset from the output of the decimation
filter. If the HPFFreeze bit (See “High-Pass Filter Freeze (Bit 1)” on page 29.) is set during normal operation,
the current value of the DC offset for the each channel is frozen and this DC offset will continue to be sub-
tracted from the conversion result. This feature makes it possible to perform a system DC offset calibration
by:
1. Running the CS5346 with the high-pass filter enabled until the filter settles. See the Digital Filter Char-
acteristics section for filter settling time.
2. Disabling the high-pass filter and freezing the stored DC offset.
A system calibration performed in this way will eliminate offsets anywhere in the signal path between the
calibration point and the CS5346.
Single-Speed
Double-Speed
Quad-Speed
SCLK/LRCK Ratio
48x, 64x, 128x
48x, 64x
Table 3. Slave Mode Serial Bit Clock Ratios
÷256
÷128
÷64
÷4
÷2
÷1
00
01
10
00
01
10
LRCK
SCLK
000
001
010
÷1
÷1.5
÷2
011
100
÷3
÷4
MCLK
FM Bits
MCLK Freq Bits
Figure 8. Master Mode Clocking
相關(guān)PDF資料
PDF描述
CDB5345 EVALUATION BOARD FOR CS5345
ASM06DSEN-S243 CONN EDGECARD 12POS .156 EYELET
ASM06DSEH-S243 CONN EDGECARD 12POS .156 EYELET
MLG1005S82NJ INDUCTOR MULTILAYER 82NH 0402
CDB5341 BOARD EVAL FOR CS5341 STEREO ADC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CDB5351 功能描述:音頻 IC 開發(fā)工具 Eval Bd 24-Bit 108dB 192kHz Mult-Bit ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
CDB5360 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Evaluation Board
CDB5361 功能描述:音頻 IC 開發(fā)工具 Eval Bd 24-Bit 114dB 192kHz Mult-Bit ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
CDB5364 功能描述:音頻 IC 開發(fā)工具 Eval Bd 114dB 4-Ch ADC w/TDM RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
CDB5366 功能描述:音頻 IC 開發(fā)工具 Eval Bd 114dB 6-Ch ADC w/TDM RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*