- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17019 > CDB5364 (Cirrus Logic Inc)EVALUATION BOARD FOR CS5364 PDF資料下載
參數(shù)資料
| 型號： | CDB5364 |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 16/42頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVALUATION BOARD FOR CS5364 |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 192k |
| 數(shù)據(jù)接口： | I²C，SPI? |
| 在以下條件下的電源（標準）： | 365mW @ 192kSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | CS5364 |
| 已供物品： | 板，CD |
| 相關產(chǎn)品： | CS5364-CQZR-ND - IC ADC 4CH 114DB 216KHZ 48-LQFP 598-1697-ND - IC ADC 4CH 114DB 216KHZ 48-LQFP 598-1088-ND - IC ADC 4CH 114DB 216KHZ 48-LQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
DS625F4
23
CS5364
4.5.2
TDM Format
In TDM Mode, all four channels of audio data are serially clocked out during a single Frame Sync (FS) cy-
cle, as shown in Figure 12. The rising edge of FS signifies the start of a new TDM frame cycle. Each chan-
nel slot occupies 32 SCLK cycles, with the data left justified and with MSB first. TDM output data should be
latched on the rising edge of SCLK within time specified under ‘Serial Audio Interface - TDM Timing” section
on page 16. The TDM data output port resides on the SDOUT1 pin. The TDM output pin is complimentary
TDM data. All SDOUT pins will remain active during TDM Mode. Refer to Section 4.11 “Optimizing Perfor-
mance in TDM Mode” on page 29 for critical system design information.
Figure 12. TDM Format
4.5.3
Configuring Serial Audio Interface Format
The serial audio interface format of the data is controlled by the configuration of the DIF1 and DIF0 pins in
Stand-Alone Mode or by the DIF[1] and DIF[0] bits in the Global Mode Control Register in Control Port
Mode, as shown in Table 2.
Table 2. DIF1 and DIF0 Pin Settings
4.6
Speed Modes
4.6.1
Sample Rate Ranges
CS5364 supports sampling rates from 2 kHz to 21 kHz, divided into three ranges: 2 kHz - 54 kHz, 54 kHz -
108 kHz, and 108 kHz - 216 kHz. These sampling speed modes are called Single-Speed Mode (SSM),
Double-Speed Mode (DSM), and Quad-Speed Mode (QSM), respectively.
4.6.2
Using M1 and M0 to Set Sampling Parameters
The Master/Slave operation and the sample rate range are controlled through the settings of the M1 and
M0 pins in Stand-Alone Mode, or by the M[1] and M[0] bits in the Global Mode Control Register in Control
Port Mode, as shown in Table 3.
Table 3. M1 and M0 Settings
DIF1
DIF0
Mode
0
Left-Justified
01
IS
10
TDM
11
Reserved
M1
M0
Mode
Frequency Range
0
Single-Speed Master Mode (SSM)
2 kHz - 54 kHz
0
1
Double-Speed Master Mode (DSM)
54 kHz - 108 kHz
1
0
Quadruple-Speed Master Mode (QSM)
108 kHz - 216 kHz
1
Auto-Detected Speed Slave Mode
2 kHz - 216 kHz
SCLK
LSB
MSB
LSB
MSB
LSB
MSB
TDM OUT
Channel 1
Channel 4
Channel 2
Channel 3
32 clks
FS
LSB
MSB
LSB
MSB
Data
Zeroes
相關PDF資料 |
PDF描述 |
|---|---|
| CDB5366 | BOARD EVAL FOR CS5366 192KHZ ADC |
| CDB5361 | BOARD EVAL FOR CS5361 STEREO ADC |
| MLG1005S33NJ | INDUCTOR MULTILAYER 33NH 0402 |
| CRD5381 | REFERENCE DESIGN CS5381 AUD ADC |
| CDB53L21 | BOARD EVAL FOR CS53L21 ADC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CDB5366 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd 114dB 6-Ch ADC w/TDM RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB5368 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd 114dB 8-Ch ADC w/TDM RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB5374 | 功能描述:音頻 IC 開發(fā)工具 2-Ch DS Modulator & Hydrophone Demo Brd RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB5376 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd LP Mult-Ch Decimation Filter RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB5376Z | 制造商:Cirrus Logic 功能描述:PB-FREE EVAL BD LOW-POWER, MULTICH DECIMATION FILTER - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。