- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1908 > CLC014AJE-TR13/NOPB (National Semiconductor)IC CABLE EQUALIZER ADAPT 14-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | CLC014AJE-TR13/NOPB |
| 廠商： | National Semiconductor |
| 文件頁(yè)數(shù)： | 4/21頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CABLE EQUALIZER ADAPT 14-SOIC |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 應(yīng)用： | 醫(yī)用型 |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 封裝/外殼： | 14-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-SOICN |
| 包裝： | 帶卷 (TR) |
| 安裝類型： | 表面貼裝 |
| 配用： | SD901EVK-ND - BOARD EVAL CLC014, 016, 011, 006 SD014EVK-ND - BOARD EVALUATION CLC014 |
| 其它名稱： | *CLC014AJE-TR13 *CLC014AJE-TR13/NOPB CLC014AJE-TR13 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)
OBSOLETE
SNLS010E – JUNE 1998 – REVISED APRIL 2013
Output Interfacing
The outputs DO and DO produce ECL logic levels when the recommended output termination networks are
used. The DO and DO pins are not complementary emitter coupled logic outputs. Instead, the outputs are
taken off of the collectors of the transistors. Therefore, care must be taken to meet the interface threshold levels
required by ECL families. Recommended interfaces for standard ECL families are shown in the following circuits.
DIFFERENTIAL LOAD-TERMINATED OUTPUT INTERFACE
Figure 21 shows a recommended circuit for implementing a differential output that is terminated at the load. A
diode or 75
resistor provides a voltage drop from the positive supply (+5V for PECL or Ground for ECL
operation) to establish proper ECL levels. The resistors terminate the cable to the characteristic impedance. The
output voltage swing is determined by the CLC014 output current (10 mA) times the termination resistor. For the
circuit in Figure 21, the nominal output voltage swing is 750 mV.
Figure 21. Differential Load Terminated
Output Interface
DIFFERENTIAL SOURCE-TERMINATED OUTPUT INTERFACE
Figure 22 is similar to Figure 21 except that the termination is provided at the source. This configuration may also
be used for single-ended applications. However, the unused output must still be terminated as shown.
Figure 22. Differential Source Terminated
Output Interface
12
Copyright 1998–2013, Texas Instruments Incorporated
Product Folder Links: CLC014
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CM2006-02QR | IC VGA PORT COMPANION MON 16QSOP |
| CM2020-00TR | IC HDMI TX PORT P/I 38-TSSOP |
| CM2020-01TR | IC HDMI XMITTER PORT P/I 38TSSOP |
| CM2021-02TR | IC HDMI TX PORT P/I3 8TSSOP |
| CM2030-A0TR | IC HDMI TX PORT P/I 38-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CLC016 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Data Retiming PLL with Automatic Rate Selection |
| CLC016_02 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Data Retiming PLL with Automatic Rate Selection |
| CLC016ACQ | 制造商:Texas Instruments 功能描述:Data Retiming PLL w/Auto Rate,CLC016ACQ |
| CLC016ACQ/NOPB | 功能描述:IC DATA RETIMING PLL 28-PLCC RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| CLC016AJQ | 制造商:Texas Instruments 功能描述:Data Retiming PLL w/Auto Rate,CLC016AJQ |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。