- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1908 > CLC014AJE-TR13/NOPB (National Semiconductor)IC CABLE EQUALIZER ADAPT 14-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | CLC014AJE-TR13/NOPB |
| 廠商： | National Semiconductor |
| 文件頁數(shù)： | 5/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CABLE EQUALIZER ADAPT 14-SOIC |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 應(yīng)用： | 醫(yī)用型 |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 封裝/外殼： | 14-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-SOICN |
| 包裝： | 帶卷 (TR) |
| 安裝類型： | 表面貼裝 |
| 配用： | SD901EVK-ND - BOARD EVAL CLC014, 016, 011, 006 SD014EVK-ND - BOARD EVALUATION CLC014 |
| 其它名稱： | *CLC014AJE-TR13 *CLC014AJE-TR13/NOPB CLC014AJE-TR13 |
OBSOLETE
SNLS010E – JUNE 1998 – REVISED APRIL 2013
TERMINATING PHYSICALLY SEPARATED OUTPUTS
When the two outputs must be routed to physically separate locations, the circuit in Figure 22 may be applied.
Alternatively, if load termination is desired, the circuit in Figure 23 may be used. The resistive divider network
provides 75
termination and establishes proper ECL levels. This circuit consumes slightly more power than the
previous circuits.
Figure 23. Alternative Load Terminated
Output Interface
Design Guidelines
SELECTING THE AUTOMATIC EQUALIZER CAPACITOR
The AEC capacitor sets the loop time constant
τ for the equalizer's adaptive loop response time. The following
formula is used to set the loop time constant:
τ = R CAEC 10
6
(2)
R is a conversion factor that is set by internal equalizer parameters and cable length. For Belden 8281 coaxial
cable, the R values are (
τ = μs, CAEC in pF):
Cable Length
R Value (Ohms)
100 meters
15000
200 meters
20000
300 meters
32000
For example, a CAEC value of 100 pF results in an adaptive loop time constant of 2 μs at 200 meters of cable.
CONNECTION AND OPERATION OF CD AND MUTE
Carrier Detect (CD) is a CMOS output that indicates the presence of equalized data from the filter. This CD
output can be connected to MUTE to suspend changes in the data outputs DO and DO, if no valid signal exists.
This simple configuration prevents random output transitions due to noise. For sparse transition patterns it is
recommended that a capacitor be connected to CD as shown in Figure 17.
Add a capacitor to pin 5 to slow the response time of Carrier Detect when Carrier Detect is connected to MUTE.
The capacitor reduces sensitivity to pathological patterns. Pathological patterns are defined as sparse data
sequences with few transitions.
OUTPUT EYE MONITOR OEM CONNECTIONS
The OEM is a high-speed, buffered output for monitoring the equalized eye pattern prior to the output
comparator. Its output is designed to drive an AC-coupled 50
coaxial cable with a series 50 backmatch
resistor. The cable should be terminated with 50
at the oscilloscope. Figure 17 shows a schematic with a
typical connection.
Copyright 1998–2013, Texas Instruments Incorporated
13
Product Folder Links: CLC014
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CM2006-02QR | IC VGA PORT COMPANION MON 16QSOP |
| CM2020-00TR | IC HDMI TX PORT P/I 38-TSSOP |
| CM2020-01TR | IC HDMI XMITTER PORT P/I 38TSSOP |
| CM2021-02TR | IC HDMI TX PORT P/I3 8TSSOP |
| CM2030-A0TR | IC HDMI TX PORT P/I 38-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CLC016 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Data Retiming PLL with Automatic Rate Selection |
| CLC016_02 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Data Retiming PLL with Automatic Rate Selection |
| CLC016ACQ | 制造商:Texas Instruments 功能描述:Data Retiming PLL w/Auto Rate,CLC016ACQ |
| CLC016ACQ/NOPB | 功能描述:IC DATA RETIMING PLL 28-PLCC RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| CLC016AJQ | 制造商:Texas Instruments 功能描述:Data Retiming PLL w/Auto Rate,CLC016AJQ |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。