- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366891 > CR16HCT9VJE8 Microcontroller PDF資料下載
參數(shù)資料
| 型號： | CR16HCT9VJE8 |
| 英文描述： | Microcontroller |
| 中文描述： | 微控制器 |
| 文件頁數(shù)： | 25/157頁 |
| 文件大?。?/td> | 1256K |
| 代理商： | CR16HCT9VJE8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁
25
www.national.com
9.1.11
Program Memory Erase Time Reload Register
(FLERASE)
The FLERASE register is a byte-wide read/write register that
controls the erase pulse width. This value is loaded into the
upper 8 bits of the flash timing counter, and at the same time,
11
2
is loaded into the lower 2 bits. Before you program or
erase the program memory for the first time, program the
FLERASE register with the proper prescaler value, FTER.
The flash timing counter generates a erase pulse width of
4￥(FTER + 1) prescaler output clocks. The default value pro-
vides a delay time of 1ms when the prescaler output clock is
200kHz. Do not modify this register while a program or erase
operation is in progress.
Upon reset, this register resets to 31
16
when the flash mem-
ory on the chip is in idle state.
For mass erase, this value should be changed to C7
16
to
generate a pulse width that is four times as long as the page
erase.
9.1.12
Program Memory End Time Reload Register
(FLEND)
The FLEND register is a byte-wide read/write register that
controls the delay time after a program/erase operation. This
value is loaded into the lower 8 bits of the flash timing
counter, and at the same time, 00
2
is loaded into the upper 2
bits. Before you program or erase the program memory for
the first time, program the FLEND register with the proper
prescaler value, FTEND. The flash timing counter generates
a delay of (FTEND + 1) prescaler output clocks. The default
value provides a delay time of 5ms when the prescaler output
clock is 200kHz. Do not modify this register while program/
erase operation is in progress.
Upon reset, this register resets to 00
16
when the flash mem-
ory on the chip is in idle state.
For mass erase, this value should be changed to 13
16
to pro-
vide for a delay time twenty times that of the standard delay.
9.1.13
Program Memory Prescaler Count Register
(FLPCNT)
The FLPCNT register is a byte-wide read-only register that
returns the value of the program memory prescaler counter.
FPCNT contains the flash timing prescaler present count val-
ue.
9.1.14
Program Memory Timer Count Register 1
(FLCNT1)
The FLCNT1 register is a byte-wide read-only register that
returns the lower 8 bits of the program memory timing
counter value. FLCNTL is the lower 8 bits of the flash timer
present count value.
9.1.15
Program Memory Timer Count Register 2
(FLCNT2)
The FLCNT2 register is a byte-wide read-only register that
returns the upper 2 bits of the program memory timing
counter value and also the state of the key flash memory in-
terface timing signals. The interface timing signals are only
used in special test modes. Their function is beyond the
scope of this document.
9.1.16
The PGMKEY register is a byte-wide, write-only register that
must be written with a key value (A3
16
) immediately prior to
each write to the flash EEPROM program memory. Other-
wise, the write operation to the program memory will fail. This
feature is intended to prevent unintentional programming of
the program memory.
Reading this register always returns FF hex.
Upon reset, the write enable status that is generated as a re-
sult of writing to this key register is cleared.
Program Memory Write Key Register (PGMKEY)
9.2
The static RAM memory is used for temporary storage of
data and for the program and interrupt stacks. The 3K bytes
of this memory reside in the address range of C000-CBFF
hex. Each memory access requires one clock cycle, for a
byte or word access. No wait cycles or hold cycles are re-
quired. For non-aligned word access, each memory access
requires multiple clock cycles.
RAM MEMORY
9.3
The flash EEPROM data memory is used for non-volatile
storage of data. The 2K bytes of low endurance memory re-
side in the address range of E800-EFFF hex and the 128
bytes of high endurance memory reside in the address range
of F000-F07F hex. The CPU reads or writes this memory by
using ordinary byte-wide or word-wide memory access com-
mands. This memory shares the same array as the ISP flash
program memory.
This memory also support flash memory test mode and there
is no read protection or permanent write protection for this
memory.
FLASH EEPROM DATA MEMORY
9.3.1
The flash EEPROM data memory read accesses can oper-
ate without wait cycles with a CPU clock rate of up to 20MHz
in the normal mode. At higher clock rates, read accesses can
operate with one wait state.
The programmed number of wait cycles used (either zero or
one) is controlled by a bit in the Data Memory Control Status
register (DMCSR.ZEROWS). This register is described in
Section 9.3.3.
Reading
9.3.2
Before you begin programming the flash EEPROM data
memory, you should set the value in the EEPROM Data
Memory Prescaler register. This register sets the prescaler
used to generate the data memory programming clock from
the system clock, as described in Section 9.3.4.
A code fetch from ISP flash EEPROM program memory is
not possible while flash EEPROM data memory is being pro-
grammed because they share the same memory array.
After the CPU performs a write to the flash EEPROM data
memory, the on-chip hardware completes the EEPROM pro-
gramming in the background. When programming begins,
the on-chip hardware sets the DMCSR.DMBUSY bit to 1,
and also sets the MSTAT.PGMBUSY bit to 1. When program-
ming is completed, it resets these status bits back to 0. Once
the software writes to the flash EEPROM data memory, it
should not attempt to access the EEPROM data memory
Programming
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CR16HCT9VJE8Y | Microcontroller |
| CR16HCT9VJE9 | Microcontroller |
| CR16HCT9VJE9Y | Microcontroller |
| CR16MCT5VJE8Y | Microcontroller |
| CR16MCT5VJE9Y | Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CR16HCT9VJE8Y | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| CR16HCT9VJE9 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| CR16HCT9VJE9Y | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| CR16HCT9VJEX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:CR16MCT9/CR16MCT5/CR16HCT9/CR16HCT5 16-Bit Reprogrammable/ROM Microcontroller |
| CR16HCT9VJEXY | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:CR16MCT9/CR16MCT5/CR16HCT9/CR16HCT5 16-Bit Reprogrammable/ROM Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。