參數(shù)資料
型號(hào)： CS5529-ASZ
廠商： Cirrus Logic Inc
文件頁(yè)數(shù)： 11/31頁(yè)
文件大?。?/td> 0K
描述： IC ADC 16BIT W/6BIT LATCH 20SSOP
標(biāo)準(zhǔn)包裝： 66
位數(shù)： 16
數(shù)據(jù)接口： 串行
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 3.5mW
電壓電源： 模擬和數(shù)字，雙 ±
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 20-SSOP（0.209"，5.30mm 寬）
供應(yīng)商設(shè)備封裝： 20-SSOP
包裝： 管件
輸入數(shù)目和類(lèi)型： 1 個(gè)差分，單極；1 個(gè)差分，雙極
產(chǎn)品目錄頁(yè)面： 755 (CN2011-ZH PDF)
配用： 598-1015-ND - EVAL BOARD FOR CS5529
其它名稱(chēng)： 598-1110-5
CS5529
DS246F5
19
tions). If a system gain calibration is performed, the
calibrated input must not cause the resulting gain
register’s content, decoded in decimal, to exceed
3.9999998. The above condition requires that the
full scale input voltage to be greater than 25 percent
of the differential reference voltage (i.e. a 625mV
input signal must be applied if the differential ref-
erence voltage is 2.5V).
Limitations in Calibration Range
System calibration can be limited by signal head-
room in the analog signal path inside the chip as
discussed under the Analog Input section of this
data sheet. For gain calibration the full scale input
signal can be reduced to the point in which the gain
register reaches its upper limit of (4-2-22 decimal)
or FFFFFF (hexadecimal). Under nominal condi-
tions, this occurs with a full scale input signal equal
to about 1/4 the reference voltage. With the con-
verter’s intrinsic gain error, this full scale input sig-
nal may be higher or lower. In defining the
minimum Full Scale Calibration Range (FSCR)
under “Analog Characteristics”, margin is retained
to accommodate the intrinsic gain error. Alterna-
tively the input full scale signal can be increased to
a point which exceeds the operating range of the
analog circuitry. This occurs when the input volt-
age is approximately 1.5X the differential refer-
ence voltage (Gain Register = 1.0).
Calibration Tips
Calibration steps are performed at the output word
rate selected by the WR2-WR0 bits of the configu-
ration register. Since higher word rates result in
conversion words with more peak-to-peak noise,
calibration should be performed at lower output
word rates. Also, to minimize digital noise near the
device, the user should wait for each calibration
step to be completed before reading or writing to
the serial port.
Factory calibration can be performed in a user’s
system by using the system calibration capabilities
of the CS5529. After the ADC is calibrated in the
user’s system, the offset and gain register contents
can be read by the system microcontroller and re-
corded in EEPROM. These same calibration words
can then be uploaded into the offset and gain regis-
ters of the converter when power is first applied to
the system.
A user can scale the input range by modifying the
gain register. For example, if a self or system cali-
bration is performed with a full scale of 2.5 V and
a full scale of 1.25 V is desired, the user can modify
the gain register to double its slope. This can be
done by reading the gain register, shifting the bina-
ry word one position to the left (this multiplies the
gain word by 2), and writing this word back into the
gain register. The gain register can be scaled by any
amount as long as it does not exceed a decimal
range of 0.25 to 4.0.
One of two methods can be used to determine when
a calibration is complete: 1) if the PF (Port Flag) bit
of the configuration register is set to logic 1, SDO
falls to logic 0 at the completion of a calibration; or
2) regardless of the PF bit, the DF (Done Flag) bit
in the configuration register is set at completion of
calibration. The user can either monitor the DF bit
or SDO to determine when a calibration is com-
plete. Whichever method is used, the calibration
control bits (CC2-CC0) automatically return to log-
ic 0 upon completion of any calibration.
+
-
External
Connections
Full Scale
+
-
AIN+
AIN-
Figure 9. System Calibration of Gain.
相關(guān)PDF資料
PDF描述
VI-22Z-MW-B1 CONVERTER MOD DC/DC 2V 40W
AD7798BRUZ IC ADC 16BIT SIG-DEL 3CH 16TSSOP
VI-22T-MY-B1 CONVERTER MOD DC/DC 6.5V 50W
AD9281ARSZ IC ADC 8BIT DUAL CMOS 28-SSOP
AD8564ARZ-REEL7 IC COMPARATOR QUAD 7NS 16SOIC TR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS5529-ASZR 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC Prgrmbl Dlt Sigma ADC w/6-Bit Latch RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
CS5530 制造商:Texas Instruments 功能描述:
CS5530_0911 制造商:CIRRUS 制造商全稱(chēng):Cirrus Logic 功能描述:24-bit ADC with Ultra-low-noise Amplifier
CS5530A 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:AMD Geode CS5530A Companion Device
CS5530A-UCE 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:AMD Geode CS5530A Companion Device
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*