- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10681 > CS5529-ASZ (Cirrus Logic Inc)IC ADC 16BIT W/6BIT LATCH 20SSOP PDF資料下載
參數(shù)資料
| 型號： | CS5529-ASZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 14/31頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT W/6BIT LATCH 20SSOP |
| 標(biāo)準(zhǔn)包裝： | 66 |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 3.5mW |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個(gè)差分，單極；1 個(gè)差分，雙極 |
| 產(chǎn)品目錄頁面： | 755 (CN2011-ZH PDF) |
| 配用： | 598-1015-ND - EVAL BOARD FOR CS5529 |
| 其它名稱： | 598-1110-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
CS5529
DS246F5
21
Performing Conversions
The CS5529 offers two modes of performing con-
versions: single conversion and continuous conver-
sions.
The
sections
that
follow
detail
the
differences and provides examples illustrating how
to use the modes. Note that it is assumed that the
configuration register has been initialized before
conversions are performed.
Performing Conversions with PF bit = 0
A single conversion is performed after the user
transmits the single conversion command (0xC0
Hexadecimal). At the completion of the conver-
sion, the DF (Done Flag) bit of the configuration
register will be set to a logic 1. While the conver-
sion is being performed, the user can read the con-
figuration register to determine if the DF bit is set.
Once DF has been set, the read conversion data reg-
ister command (0x96 Hexadecimal) can be issued
to read the conversion data register to obtain the
conversion data word.
Note:
1)The DF bit of the configuration register will
be cleared to logic 0 when the conversion
data register, the gain register, or the offset
register is read. Reading only the
configuration register will not clear the DF flag
bit.
2) If another single conversion command is
issued to the converter while it is performing
a conversion, the filter will abandon the
current conversion and restart a new
convolution cycle.
Performing Conversions with PF bit = 1
The PF (Port Flag) bit in the configuration register
eliminates the need for the user to monitor the DF
(Done Flag) in the configuration register to deter-
mine if the conversion is available. When PF is set
to a logic 1, SDO’s output pin behaves as a flag sig-
nal indicating when conversions are completed.
SDO will fall to logic 0 once a new conversion is
complete.
Single Conversion
A single conversion is performed after the user
transmits the single conversion command (0xC0
Hexadecimal). At the completion of the conver-
sion, SDO will fall to logic 0 to indicate that the
conversion is complete. To acquire the conversion,
the user must issue 8 SCLKs with SDI = logic 0
(i.e. the NULL command) to clear the SDO flag.
Upon the falling edge of the 8th SCLK, the SDO
pin will present the first bit (MSB) of the conver-
sion word. 24 SCLKs (high, then low) are then re-
quired to read the conversion word from the port.
Note:
1) The user must not give an explicit
command (other than the NULL command) to
read the conversion data register when the
PF bit is set to logic 1.
2) The data conversion word must be read
before a new command can be entered as the
converter will remain in the data mode until
the conversion word is read.
3) Once the conversion is read the converter
returns to the command mode.
Continuous Conversions
Continuous conversions are performed after the
user transmits the continuous conversions com-
mand (0xA0 Hexadecimal). At the completion of a
conversion, SDO will fall to logic 0 to indicate that
the conversion is complete. To read the conversion
word, the user must issue 8 SCLKs with SDI = log-
ic 0 (i.e. the NULL command) to clear the SDO
flag. Upon the falling edge of the 8th SCLK, the
SDO pin will present the first bit (MSB) of the con-
version word. 24 SCLKs (high, then low) are then
required to read the conversion word from the port.
When operating in the continuous conversion
mode, the user need not read every conversion. If
the user chooses not to read a conversion after SDO
falls, SDO will rise one XIN clock cycle before the
next conversion word is available and then fall
again to signal that another conversion word is
available. To exit the continuous conversion mode,
the user must issue any valid command, other than
the NULL command, to the SDI input when the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-22Z-MW-B1 | CONVERTER MOD DC/DC 2V 40W |
| AD7798BRUZ | IC ADC 16BIT SIG-DEL 3CH 16TSSOP |
| VI-22T-MY-B1 | CONVERTER MOD DC/DC 6.5V 50W |
| AD9281ARSZ | IC ADC 8BIT DUAL CMOS 28-SSOP |
| AD8564ARZ-REEL7 | IC COMPARATOR QUAD 7NS 16SOIC TR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS5529-ASZR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC Prgrmbl Dlt Sigma ADC w/6-Bit Latch RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5530 | 制造商:Texas Instruments 功能描述: |
| CS5530_0911 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-bit ADC with Ultra-low-noise Amplifier |
| CS5530A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:AMD Geode CS5530A Companion Device |
| CS5530A-UCE | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:AMD Geode CS5530A Companion Device |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。