- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10681 > CS5529-ASZ (Cirrus Logic Inc)IC ADC 16BIT W/6BIT LATCH 20SSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | CS5529-ASZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 9/31頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT W/6BIT LATCH 20SSOP |
| 標(biāo)準(zhǔn)包裝： | 66 |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 3.5mW |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個(gè)差分，單極；1 個(gè)差分，雙極 |
| 產(chǎn)品目錄頁面： | 755 (CN2011-ZH PDF) |
| 配用： | 598-1015-ND - EVAL BOARD FOR CS5529 |
| 其它名稱： | 598-1110-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
CS5529
DS246F5
17
Port Flag
The port flag bit in the configuration register allows
the user to select the mode in which conversions
will be presented to the serial port. With the port
flag bit cleared, the user must read the conversion
data register. With the port flag bit set to logic 1, the
user can read the conversion data from the serial
port by first issuing the NULL command to clear
the SDO flag and then issuing 24 SCLKs to read
the conversion word.
Calibration
Calibration is used to set the zero and gain slope of
the ADC’s transfer function. The calibration con-
trol bits in the configuration register allow the user
to perform either self calibration or system calibra-
tion.
The offset and gain calibration steps each take one
conversion cycle to complete. At the end of the cal-
ibration step, the calibration control bits will be set
back to logic 0, and the DF (Done Flag) bit will be
set to a logic 1. For the combination self-calibration
(CC2-CC0= 011; offset calibration followed by
gain calibration), the calibration will take two con-
version cycles to complete and will set the DF bit
after the gain calibration is completed.
Note:
1) The DF bit will be cleared any time the data
register, the offset register, the gain register,
or the setup register is read. Reading the
configuration register alone will not clear the
DF bit.
2) After the CS5529 is reset, the converter is
functional and can perform measurements
without being calibrated. In this case, the
converter will utilize the initialized values of
the on-chip registers (Gain = 1.0, Offset = 0.0)
to calculate output words. Any initial offset
and gain errors in the internal circuitry of the
chip will remain.
Calibration Registers
The offset calibration result is stored in the offset
register. The result is used during the conversion
process to nullify offset errors. One LSB in the off-
set register is 2-24 proportion of the input span (bi-
polar span is 2 times the unipolar span). The MSB
in the offset register determines if the offset to be
trimmed is positive or negative (0 positive, 1 nega-
tive). The converter can typically trim ±50 percent
of the input span. Refer to the following Offset
Register and Gain Register descriptions for details.
Offset Register
One LSB represents 2-24 proportion of the input span (bipolar span is 2 times unipolar span).
Offset and data word bits align by MSB (bit MSB-4 of offset register changes bit MSB-4 of data). After reset, all bits
are ‘0’.
23(MSB)
22
21
20
19
18
17
16
15
14
13
12
Sign
2-2
2-3
2-4
2-5
2-6
2-7
2-8
2-9
2-10
2-11
2-12
0
00000
0
11
10
9876
5
4
3
2
1
0
2-13
2-14
2-15
2-16
2-17
2-18
2-19
2-20
2-21
2-22
2-23
2-24
0
00000
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-22Z-MW-B1 | CONVERTER MOD DC/DC 2V 40W |
| AD7798BRUZ | IC ADC 16BIT SIG-DEL 3CH 16TSSOP |
| VI-22T-MY-B1 | CONVERTER MOD DC/DC 6.5V 50W |
| AD9281ARSZ | IC ADC 8BIT DUAL CMOS 28-SSOP |
| AD8564ARZ-REEL7 | IC COMPARATOR QUAD 7NS 16SOIC TR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS5529-ASZR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC Prgrmbl Dlt Sigma ADC w/6-Bit Latch RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5530 | 制造商:Texas Instruments 功能描述: |
| CS5530_0911 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-bit ADC with Ultra-low-noise Amplifier |
| CS5530A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:AMD Geode CS5530A Companion Device |
| CS5530A-UCE | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:AMD Geode CS5530A Companion Device |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。