- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378950 > CSR2930800BA (Electronic Theatre Controls, Inc.) FLASH MEMORY CMOS 8M (1M x 8/512K x 16) BIT PDF資料下載
參數(shù)資料
| 型號(hào)： | CSR2930800BA |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | FLASH MEMORY CMOS 8M (1M x 8/512K x 16) BIT |
| 中文描述： | 閃存的CMOS 800萬（100萬x 8/512K × 16）位 |
| 文件頁數(shù)： | 21/50頁 |
| 文件大小： | 475K |
| 代理商： | CSR2930800BA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
CSR2930800BA
-90
21
9.
DQ
7
Data Polling
The CSR2930800BA devices feature Data Polling as a method to indicate to the host that the Embedded
Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the
devices will produce the complement of the data last written to DQ
7
. Upon completion of the Embedded Program
Algorithm, an attempt to read the device will produce the true data last written to DQ
7
. During the Embedded
Erase Algorithm, an attempt to read the device will produce a “0” at the DQ
7
output. Upon completion of the
Embedded Erase Algorithm an attempt to read the device will produce a “1” at the DQ
7
output. The flowchart
for Data Polling (DQ
7
) is shown in “3. Data Polling Algorithm” (
I
FLOW CHART).
For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth WE pulse in the six
write pulse sequence. Data Polling must be performed at sector address within any of the sectors being erased
and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is
close to being completed, the CSR2930800BA data pins (DQ
7
) may change asynchronously while the output
enable (OE) is asserted low. This means that the devices are driving status information on DQ
7
at one instant
of time and then that byte’s valid data at the next instant of time. Depending on when the system samples the
DQ
7
output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm
operation and DQ
7
has a valid data, the data outputs on DQ
0
to DQ
6
may be still invalid. The valid data on DQ
0
to DQ
7
will be read on the successive read attempts.
The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase
Algorithm or sector erase time-out. (See “Hardware Sequence Flags Table”.)
See “6. AC Waveforms for Data Polling during Embedded Algorithm Operations” in
I
SWITCHING WAVEFORMS
for the Data Polling timing specifications and diagrams.
10. DQ
6
Toggle Bit I
The CSR2930800BA also feature the “Toggle Bit I” as a method to indicate to the host system that the Embedded
Algorithms are in progress or completed.
During an Embedded Program or Erase Algorithm cycle, successive attempts to read (OE toggling) data from
the devices will result in DQ
6
toggling between one and zero. Once the Embedded Program or Erase Algorithm
cycle is completed, DQ
6
will stop toggling and valid data will be read on the next successive attempts. During
programming, the Toggle Bit I is valid after the rising edge of the fourth WE pulse in the four write pulse sequence.
For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth WE pulse in the six
write pulse sequence. The Toggle Bit I is active during the sector time out.
In programming, if the sector being written to is protected, the toggle bit will toggle for about 2
μ
s and then stop
toggling without the data having changed. In erase, the devices will erase all the selected sectors except for the
ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 100 μs
and then drop back into read mode, having changed none of the data.
Either CE or OE toggling will cause the DQ
6
to toggle. In addition, an Erase Suspend/Resume command will
cause the DQ
6
to toggle.
See “7. AC Waveforms for Toggle Bit I during Embedded Algorithm Operations” in
I
SWITCHING WAVEFORMS
for the Toggle Bit I timing specifications and diagrams.
11. DQ
5
Exceeded Timing Limits
DQ
5
will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under
these conditions DQ
5
will produce a “1”. This is a failure condition which indicates that the program or erase
cycle was not successfully completed. Data Polling is the only operating function of the devices under this
condition. The CE circuit will partially power down the device under these conditions (to approximately 2 mA).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CSR772 | CSR Reverse Conducting Thyristors |
| CSR148 | CSR Reverse Conducting Thyristors |
| CSR148-11 | CSR Reverse Conducting Thyristors |
| CSR149 | CSR Reverse Conducting Thyristors |
| CSR772-22 | CSR Reverse Conducting Thyristors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CSR-2SV-BLK | 制造商:JBL Commercial 功能描述:Remote Wall Volume Control for CSM Mixer Black 制造商:JBL COMMERCIAL 功能描述:REMOTE WALL VOLUME CONTROL FOR CSM MIXER BLACK |
| CSR-2SV-WHT | 制造商:JBL Commercial 功能描述:Remote Wall Volume Control for CSM Mixer White 制造商:JBL COMMERCIAL 功能描述:REMOTE WALL VOLUME CONTROL FOR CSM MIXER WHITE |
| CSR2TB | 制造商:CAMDENBOSS 功能描述:STRAIN RELIEF 3WAY TERMINAL BLOCK |
| CSR2TTE10L0D | 制造商:KOA 制造商全稱:KOA Speer Electronics, Inc. 功能描述:four-terminal current sense resistor |
| CSR2TTE10L0F | 制造商:KOA 制造商全稱:KOA Speer Electronics, Inc. 功能描述:four-terminal current sense resistor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。