- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378985 > CXD3500R (Sony Corporation) Timing Generator for LCD Panel(LCD面板的定時(shí)信號(hào)發(fā)生器) PDF資料下載
參數(shù)資料
| 型號(hào)： | CXD3500R |
| 廠商： | Sony Corporation |
| 英文描述： | Timing Generator for LCD Panel(LCD面板的定時(shí)信號(hào)發(fā)生器) |
| 中文描述： | 時(shí)序發(fā)生器的液晶面板（液晶面板的定時(shí)信號(hào)發(fā)生器） |
| 文件頁數(shù)： | 24/73頁 |
| 文件大小： | 792K |
| 代理商： | CXD3500R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
– 24 –
CXD3500R
VPOL, HPOL
These bits are the data for switching the input vertical and horizontal sync signal polarity. Since signal
processing is performed with the sync signal polarity fixed to positive by the internal logic, the data must be
switched according to the polarity of the input sync signal.
Therefore, individually set VPOL and HPOL to H when the polarity of the input sync signal is positive, and to L
when the polarity is negative.
VSYNC may not be detected if the opposite polarity is set, so be sure to set the correct polarity.
HDNPOL
HDN (H return pulse) is the 1/N frequency divider output pulse for the PLL IC. The width of the HDN pulse is
calculated according to the setting of PLLP11 to 1 for the value of frequency division N, and that value is N/2.
HDNPOL is the data for setting the output polarity of this HDN pulse, and the relationship between its setting
and the pulse polarity is shown in the figure below.
HSYNC
HDN
N/2 clk
N clk
HDNPOL: H
HDNPOL: L
HPOL: L
ENB1, 2
Tclp
Wclp
CLP pulse center
CLP
CLPPOL
This bit sets the output polarity of pedestal clamp pulse CLP. When CLPPOL is H, the polarity of the CLP
pulse is positive, and when CLPPOL is L, the polarity of the CLP pulse is negative.
CLPW, CLPP
These bits set the CLP pulse output width and output phase. Both the width and the phase can be set to two
positions using 1 bit.
The CLP pulse center position is fixed regardless of the CLPW setting.
L L L
L L H
L H L
L H H
H L L
H L H
H H L
H H H
CLPW: L
32 clk
40 clk
50 clk
64 clk
80 clk
80 clk
86 clk
96 clk
CLPW: H
48 clk
60 clk
74 clk
96 clk
120 clk
120 clk
130 clk
144 clk
CLPP: L
48 clk
60 clk
77 clk
100 clk
124 clk
124 clk
133 clk
148 clk
CLPP: H
32 clk
40 clk
53 clk
68 clk
84 clk
84 clk
89 clk
100 clk
PLSSL2, 1, 0
Wclp
Tclp
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD3503R | Color Shading Correction IC for Liquid Crystal Projectors |
| CXD3504R | Selective Delay Line For LCD(用于LCD的可選擇延遲線) |
| CXD3508ATQ | LCD Interface IC |
| CXD3508BTQ | LCD Interface IC |
| CXD3508TQ | LCD Interface IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD3503R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Color Shading Correction IC for Liquid Crystal Projectors |
| CXD3504R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Color Shading Correction IC for Liquid Crystal Projectors |
| CXD3508ATQ | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:LCD Interface IC |
| CXD3508BTQ | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:LCD Interface IC |
| CXD3508TQ | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:LCD Interface IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。