- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295374 > CY7C025-35JC SRAM|8KX16|CMOS|LDCC|84PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C025-35JC |
| 英文描述： | SRAM|8KX16|CMOS|LDCC|84PIN|PLASTIC |
| 中文描述： | 靜態(tài)存儲(chǔ)器| 8KX16 |的CMOS | LDCC | 84PIN |塑料 |
| 文件頁數(shù)： | 5/20頁 |
| 文件大小： | 301K |
| 代理商： | CY7C025-35JC |
CY7C138AV/144AV/006AV
CY7C139AV/145AV/016AV
CY7C007AV/017AV
Document #: 38-06051 Rev. *A
Page 13 of 20
Note:
42. If tPS is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.
Switching Waveforms (continued)
ADDRESS MATCH
tPS
tBLC
tBHC
ADDRESS MATCH
tPS
tBLC
tBHC
CER ValidFirst:
ADDRESS L,R
BUSYR
CEL
CER
BUSYL
CER
CE L
ADDRESS L,R
Busy Timing Diagram No. 1 (CE Arbitration)[42]
CELValid First:
ADDRESS MATCH
tPS
ADDRESS L
BUSY R
ADDRESS MISMATCH
tRC or tWC
tBLA
tBHA
ADDRESSR
ADDRESS MATCH
ADDRESS MISMATCH
tPS
ADDRESSL
BUSY L
tRC or tWC
tBLA
tBHA
ADDRESSR
Right Address Valid First:
Busy Timing Diagram No. 2 (Address Arbitration)[42]
Left Address Valid First
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C025-55AC | x16 Dual-Port SRAM |
| CY7C025-55JC | SRAM|8KX16|CMOS|LDCC|84PIN|PLASTIC |
| CY7C025AV | Memory |
| CY7C026A | Memory |
| CY7C026A-12AC | x16 Dual-Port SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C025-35JI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY |
| CY7C025-35JXC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY |
| CY7C025-35JXI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY |
| CY7C02555AC | 制造商:CYPRESS 功能描述:New |
| CY7C025-55AC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Dual 5V 128K-Bit 8K x 16 55ns 100-Pin TQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。