參數(shù)資料
型號(hào)： CYP15G0201DXB
廠(chǎng)商： Cypress Semiconductor Corp.
英文描述： PLENUM VGA VIDEO CABLE 100 FT -MM
中文描述： 雙通道HOTLink II收發(fā)器
文件頁(yè)數(shù)： 10/46頁(yè)
文件大小： 577K
代理商： CYP15G0201DXB
CYP15G0201DXB
CYV15G0201DXB
Document #: 38-02058 Rev. *G
Page 10 of 46
REFCLK
±
Differential LVPECL
or single-ended
LVTTL input clock
Reference Clock
.
This clock input is used as the timing reference for the transmit and
receive PLLs. This input clock may also be selected to clock the transmit and receive parallel
interfaces. When driven by a single-ended LVCMOS or LVTTL clock source, connect the
clock source to either the true or complement REFCLK input, and leave the alternate
REFCLK input open (floating). When driven by an LVPECL clock source, the clock must be
a differential clock, using both inputs. When TXCKSEL = LOW, REFCLK is also used as the
clock for the parallel transmit data (input) interface. When RXCKSEL = LOW, the Elasticity
Buffer is enabled and REFCLK is used as the clock for the parallel receive data (output)
interface.
If the Elasticity Buffer is used, framing characters will be inserted or deleted to/from the data
stream to compensate for frequency differences between the reference clock and recovered
clock. When addition happens, a K28.5 will be appended immediately after a framing
character is detected in the Elasticity Buffer. When deletion happens, a framing character
will be removed from the datastream when detected in the Elasticity Buffer.
Delayed REFCLK+ when RXCKSEL=LOW
. Delayed form of REFCLK+, used for transfer
of recovered data to a host system. This output is only enabled when the receive parallel
interface is configured to present data relative to REFCLK (RXCKSEL = LOW).
Serial Rate Select
. This input specifies the operating bit-rate range of both transmit and
receive PLLs. LOW = 195–400 MBd, MID = 400–800 MBd, HIGH = 800–1500 MBd. When
SPDSEL is LOW, setting TXRATE = HIGH (Half-rate Reference Clock) is invalid.
Device Reset
. Active LOW. Initializes all state machines and counters in the device.
When sampled LOW by the rising edge of REFLCK, this input resets the internal state
machines and sets the Elasticity Buffer pointers to a nominal offset. When the reset is
removed (TRSTZ sampled HIGH by REFCLK
↑
), the status and data outputs will become
deterministic in less than 16 REFCLK cycles.
The BISTLE, OELE, and RXLE latches are reset by TRSTZ.
RXCLKC+
3-state LVTTL
Output
SPDSEL
3-Level Select
[5]
,
static control input
TRSTZ
LVTTL Input,
internal pull-up
If the Elasticity Buffer or the Phase Align Buffer are used, TRSTZ should be applied after
power up to initialize the internal pointers into these memory arrays.
Analog I/O and Control
OUTA1
±
OUTB1
±
CML Differential
Output
Primary Differential Serial Data Outputs
. These PECL-compatible CML outputs (+3.3V
referenced) are capable of driving terminated transmission lines or standard fiber-optic
transmitter modules.
Secondary Differential Serial Data Outputs
. These PECL-compatible CML outputs
(+3.3V referenced) are capable of driving terminated transmission lines or standard
fiber-optic transmitter modules.
Primary Differential Serial Data Inputs
. These inputs accept the serial data stream for
deserialization and decoding. The INx1
±
serial streams are passed to the receiver Clock
and Data Recovery (CDR) circuits to extract the data content when INSELx = HIGH.
Secondary Differential Serial Data Inputs
. These inputs accept the serial data stream for
deserialization and decoding. The INx2
±
serial streams are passed to the receiver Clock
and Data Recovery (CDR) circuits to extract the data content when INSELx = LOW.
Receive Input Selector
. Determines which external serial bit stream is passed to the
receiver Clock and Data Recovery circuit. When HIGH, the INx1
±
input is selected. When
LOW, the INx2
±
input is selected.
Signal Detect Amplitude Level Select
. Allows selection of one of three predefined
amplitude trip points for a valid signal indication, as listed in
Table 11
.
OUTA2
±
OUTB2
±
CML Differential
Output
INA1
±
INB1
±
LVPECL Differential
Input
INA2
±
INB2
±
LVPECL Differential
Input
INSELA
INSELB
LVTTL Input,
asynchronous
SDASEL
3-Level Select
[5]
,
static configuration
input
LVTTL Input,
asynchronous,
internal pull-down
LPEN
All-Port Loop-Back-Enable
. Active HIGH. When asserted (HIGH), the transmit serial data
from each channel is internally routed to the associated receiver Clock and Data Recovery
(CDR) circuit. All serial drivers are forced to differential logic “1”. All serial data inputs are
ignored.
Pin Descriptions
CYP(V)15G0201DXB Dual HOTLink II Transceiver (continued)
Pin Name
I/O Characteristics
Signal Description
相關(guān)PDF資料
PDF描述
CYP15G0201DXB-BBC ULTRA-THIN SVGA CABLE 10FT MALE/MALE
CYP15G0201DXB-BBI ULTRA-THIN SVGA CABLE 15FT MALE/MALE
CYV15G0201DXB Dual-channel HOTLink II Transceiver
CYV15G0201DXB-BBC Dual-channel HOTLink II Transceiver
CYV15G0404RB-BGC Independent Clock Quad HOTLink Reclocking Deserializer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYP15G0201DXB_05 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Dual-channel HOTLink II⑩ Transceiver
CYP15G0201DXB-BBC 功能描述:電信線(xiàn)路管理 IC Dual Channel XCVR 1.5Gbps Bckplane COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
CYP15G0201DXB-BBI 功能描述:電信線(xiàn)路管理 IC Dual Channel XCVR 1.5Gbps Bckplane IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
CYP15G0201DXB-BBXC 功能描述:電信線(xiàn)路管理 IC Dual Channel XCVR 1.5Gbps Bckplane COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
CYP15G0201DXB-BBXI 功能描述:電信線(xiàn)路管理 IC Dual Channel XCVR 1.5Gbps Bckplane IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*