- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378517 > CYP15G0201DXB (Cypress Semiconductor Corp.) PLENUM VGA VIDEO CABLE 100 FT -MM PDF資料下載
參數(shù)資料
| 型號： | CYP15G0201DXB |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | PLENUM VGA VIDEO CABLE 100 FT -MM |
| 中文描述： | 雙通道HOTLink II收發(fā)器 |
| 文件頁數(shù)： | 32/46頁 |
| 文件大?。?/td> | 577K |
| 代理商： | CYP15G0201DXB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
CYP15G0201DXB
CYV15G0201DXB
Document #: 38-02058 Rev. *G
Page 32 of 46
t
RREFDA[34]
t
RREFDV
t
REFADV–
t
REFADV+
t
REFCDV–
t
REFCDV+
t
REFRX
[29, 31]
Transmit Serial Outputs and TX PLL Characteristics
t
B
Bit Time
t
RISE[29]
CML Output Rise Time 20% – 80% (CML Test Load)
Receive Data Access Time from REFCLK (RXCKSEL
=
LOW)
Receive Data Valid Time from REFCLK
(RXCKSEL
=
LOW)
Received Data Valid Time to RXCLKA (RXCKSEL = LOW)
Received Data Valid Time from RXCLKA (RXCKSEL = LOW)
Received Data Valid Time to RXCLKC (RXCKSEL = LOW)
Received Data Valid Time from RXCLKC (RXCKSEL = LOW)
REFCLK Frequency Referenced to Extracted Received Clock Frequency
9.5
ns
ns
ns
ns
ns
ns
%
2.5
10UI – 4.7
0.5
10UI – 4.3
–0.2
–0.02
+0.02
5100
50
100
180
50
100
180
660
270
500
1000
270
500
1000
25
11
200
ps
ps
ps
ps
ps
ps
ps
ps
ps
us
SPDSEL = HIGH
SPDSEL = MID
SPDSEL = LOW
SPDSEL = HIGH
SPDSEL = MID
SPDSEL = LOW
IEEE 802.3z
IEEE 802.3z
t
FALL[29]
CML Output Fall Time 80% – 20% (CML Test Load)
t
DJ[29, 36, 37, 38]
t
RJ[29, 35, 37]
t
TXLOCK
Receive Serial Inputs and CDR PLL Characteristics
t
RXLOCK
Receive PLL lock to input data stream (cold start)
Receive PLL lock to input data stream
t
RXUNLOCK
Receive PLL Unlock Rate
t
JTOL[37]
Total Jitter Tolerance
t
DJTOL[37]
Deterministic Jitter Tolerance
Capacitance
[29]
Parameter
C
INTTL
TTL Input Capacitance
C
INPECL
PECL input Capacitance
Notes:
34. Since this timing parameter is greater than the minimum time period of REFCLK it sets an upper limit to the frequency in which REFCLKx can be used to clock
the receive data out of the output register. For predictable timing, users can use this parameter only if REFCLK period is greater than sum of t
and set-up
time of the upstream device. When this condition is not true, RXCLKC± or RXCLKA± (a buffered or delayed version of REFCLK when RXCKSELx = LOW)
could be used to clock the receive data out of the device.
35. While sending continuous K28.5s, outputs loaded to a balanced 100
load, measured at the cross point of the differential outputs over the operating range.
36. While sending continuous K28.7s, after 100,000 samples measured at the cross point of differential outputs, time referenced to REFCLK input, over the operating range.
37. Total jitter is calculated at an assumed BER of 1E
12. Hence: Total Jitter (t
J
)
=
(t
RJ
* 14) + t
DJ
.
38. Receiver UI (Unit Interval) is calculated as 1/(f
REF
*20) (when RXRATE
=
HIGH) or 1/(f
REF
* 10) (when RXRATE
=
LOW) if no data is being received, or 1/(f
REF
* 20)
(when RXRATE
=
HIGH) or 1/(f
REF
* 10) (when RXRATE
=
LOW) of the remote transmitter if data is being received. In an operating link this is equivalent to t
B.
Deterministic Jitter (peak-peak)
Random Jitter (
σ
)
Transmit PLL lock to REFCLK
376K
376K
46
UI
[38]
UI
UI
ps
ps
IEEE 802.3z
IEEE 802.3z
600
370
Description
Test Conditions
Max.
7
4
Unit
pF
pF
T
A
= 25°C, f
0
= 1 MHz, V
CC
= 3.3V
T
A
= 25°C, f
0
= 1 MHz, V
CC
= 3.3V
CYP(V)15G0201DXB AC Characteristics
Over the Operating Range (continued)
Parameter
Description
Min.
Max.
Unit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYP15G0201DXB-BBC | ULTRA-THIN SVGA CABLE 10FT MALE/MALE |
| CYP15G0201DXB-BBI | ULTRA-THIN SVGA CABLE 15FT MALE/MALE |
| CYV15G0201DXB | Dual-channel HOTLink II Transceiver |
| CYV15G0201DXB-BBC | Dual-channel HOTLink II Transceiver |
| CYV15G0404RB-BGC | Independent Clock Quad HOTLink Reclocking Deserializer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYP15G0201DXB_05 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Dual-channel HOTLink II⑩ Transceiver |
| CYP15G0201DXB-BBC | 功能描述:電信線路管理 IC Dual Channel XCVR 1.5Gbps Bckplane COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYP15G0201DXB-BBI | 功能描述:電信線路管理 IC Dual Channel XCVR 1.5Gbps Bckplane IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYP15G0201DXB-BBXC | 功能描述:電信線路管理 IC Dual Channel XCVR 1.5Gbps Bckplane COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYP15G0201DXB-BBXI | 功能描述:電信線路管理 IC Dual Channel XCVR 1.5Gbps Bckplane IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。