參數(shù)資料
型號(hào)： DAC1008D650HN
廠商： NXP Semiconductors N.V.
元件分類： 外設(shè)及接口
英文描述： Dual 10-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating
封裝： DAC1008D650HN/C1<SOT804-3|<<<1<Always Pb-free,;DAC1008D650HN/C1<SOT804-3|<<<1<Always Pb-free,;
文件頁(yè)數(shù)： 62/98頁(yè)
文件大小： 551K
代理商： DAC1008D650HN
DAC1008D650
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 17 December 2010
62 of 98
NXP Semiconductors
DAC1008D650
2
×
, 4
×
or 8
×
interpolating DAC with JESD204A
Table 89.
Bit
7 to 4
3 to 0
MAN_ALIGN_LN_2_3 register (address 0Ah) bit description
Symbol
MAN_ALIGN_LN3[3:0]
MAN_ALIGN_LN2[3:0]
Access
R/W
R/W
Value
0h
0h
Description
indicates alignment data-delay for lane 3 [1..15]
indicates alignment data-delay for lane 2 [1..15]
Table 90.
Default settings are shown highlighted.
Bit
Symbol
7 to 6
SEL_KOUT_ UNEXP_LN23[1:0]
FA_ERR_HANDLING register (address 0Bh) bit description
Access
R/W
Value
Description
lane 2/lane 3 unexpected /K/ error handling
unexpected /K/ in lane 2 or lane 3
error_handling
unexpected /K/ in lane 2 and lane 3 error_handling
unexpected /K/ in lane 2 error_handling
unexpected /K/ in lane 3 error_handling
lane 0/lane 1 unexpected /K/ error handling
unexpected /K/ in lane 0 or lane 1
error_handling
unexpected /K/ in lane 0 and lane 1 error_handling
unexpected /K/ in lane 0 error_handling
unexpected /K/ in lane 1 error_handling
lane 2/lane 3 nit-error handling
nit-errors in lane 2 or lane 3
error_handling
not-in-table errors lane 2 and lane 3
error_handling
not-in-table errors in lane 2 error_handling
not-in-table errors in lane 3 error_handling
lane 0/lane 1 nit-error handling
nit-errors in lane 0 or lane 1
error_handling
not-in-table errors lane 0 and lane 1
error_handling
not-in-table errors in lane 0 error_handling
not-in-table errors in lane 1 error_handling
00
01
10
11
5 to 4
SEL_KOUT_ UNEXP_LN10[1:0]
R/W
00
01
10
11
3 to 2
SEL_NIT_ERR_ LN23[1:0]
R/W
00
01
10
11
1 to 0
SEL_NIT_ERR_ LN10[1:0]
R/W
00
01
10
11
相關(guān)PDF資料
PDF描述
DAC1008D750HN Dual 10-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating
DAC1008D750HN Dual 10-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating
DAC1208D650HN Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating
DAC1208D650HN Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating
DAC1208D750HN Dual 12-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DAC1008D650HN/C1,5 功能描述:數(shù)模轉(zhuǎn)換器- DAC DL 10BIT DAC 650MSPS 2X 4X OR 8X INT RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC1008D650HN-C1 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC1008D750 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 10-bit DAC up to 750 Msps 2×, 4× or 8× interpolating with JESD204A interface
DAC1008D750_11 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 10-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*