- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376558 > DAC5573IWR (Texas Instruments, Inc.) QUAD, 8-BIT, LOW-POWER, VOLTAGE OUTPUT, INTERFACE DIGITAL-TO-ANALOG CONVERTER PDF資料下載
參數(shù)資料
| 型號： | DAC5573IWR |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | QUAD, 8-BIT, LOW-POWER, VOLTAGE OUTPUT, INTERFACE DIGITAL-TO-ANALOG CONVERTER |
| 中文描述： | 四，8位，低功耗，電壓輸出，接口數(shù)字，模擬轉(zhuǎn)換器 |
| 文件頁數(shù)： | 25/30頁 |
| 文件大?。?/td> | 499K |
| 代理商： | DAC5573IWR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁
www.ti.com
IOV
DD
AND VOLTAGE TRANSLATORS
IOV
DD
pin powers the digital input structures of the DAC5573. For single-supply operation, IOV
DD
can be tied to
V
. For dual-supply operation, the IOV
pin provides interface flexibility with various CMOS logic famil-
ies—connect it to the logic supply of the system. Analog circuits and internal logic of the DAC5573 use V
DD
as
the supply voltage. The external logic high inputs get translated to V
DD
by level shifters. These level shifters use
the IOV
voltage as a reference to shift the incoming logic HIGH levels to V
. IOV
operates from 2.7 V to 5.5
V regardless of the V
DD
voltage, ensuring compatibility with various logic families. Although specified down to 2.7
V, IOV
DD
operates as low as 1.8 V with degraded timing and temperature performance. For lowest power
consumption, ensure that logic V
IH
levels are as close as possible to IOV
DD
, and logic V
IL
levels as close as
possible to GND voltages.
DRIVING RESISTIVE AND CAPACITIVE LOADS
The DAC5573 output stage is capable of driving loads of up to 1000 pF while remaining stable. Within the offset
and gain error margins, the DAC5573 can operate rail-to-rail when driving a capacitive load. Resistive loads of 2
k
can be driven by the DAC5573 while achieving a good load regulation. When the outputs of the DAC are
driven to the positive rail under resistive loading, the PMOS transistor of each Class-AB output stage can enter
into the linear region. When this occurs, the added IR voltage drop deteriorates the linearity performance of the
DAC. This only occurs within approximately the top 20 mV of the DAC's digital input-to-voltage output transfer
characteristic. The reference voltage applied to the DAC5573 may be reduced below the supply voltage applied
to V
DD
in order to eliminate this condition if good linearity is a requirement at full scale (under resistive loading
conditions).
CROSSTALK
The DAC5573 architecture uses separate resistor strings for each DAC channel in order to achieve ultra-low
crosstalk performance. DC crosstalk seen at one channel during a full-scale change on the neighboring channel
is typically less than 0.0025 LSBs. The ac crosstalk measured (for a full-scale, 1-kHz sine wave output generated
at one channel, and measured at the remaining output channel) is typically under –100 dB.
OUTPUT VOLTAGE STABILITY
The DAC5573 exhibits excellent temperature stability of
±
3 ppm/
°
C typical output voltage drift over the specified
temperature range of the device. This enables the output voltage of each channel to stay within a
±
25-μV window
for a
±
1
°
C ambient temperature change. Combined with good dc noise performance and true 8-Bit differential
linearity, the DAC5573 becomes a perfect choice for closed-loop control applications.
SETTLING TIME AND OUTPUT GLITCH PERFORMANCE
Settling time to within the 8-bit accurate range of the DAC5573 is achievable within 6 μs for a full-scale code
change at the input. Worst case settling times between consecutive code changes is typically less than 2 μs. The
high-speed serial interface of the DAC5573 is designed in order to support up to 188-ksps update rate. For
full-scale output swings, the output stage of each DAC5573 channel typically exhibits less than 100 mV of
overshoot and undershoot when driving a 200 pF capacitive load. Code-to-code change glitches are extremely
low (~10 μV) given that the code-to-code transition does not cross an Nx16 code boundary. Due to internal
segmentation of the DAC5573, code-to-code glitches occur at each crossing of an Nx16 code boundary. These
glitches can approach 100 mVs for N = 15, but settle out within ~2 μs.
DAC5573
SLAS401–NOVEMBER 2003
25
相關PDF資料 |
PDF描述 |
|---|---|
| DAC5574EVM | DAC5574 Evaluation Module(DAC5574評估模塊) |
| DAC6574EVM | DAC6574 Evaluation Module(DAC6574評估模塊) |
| DAC7574EVM | DAC7574 Evaluation Module(DAC7574評估模塊) |
| DAC5571EVM | DAC5571 Evaluation Module(DAC5571評估模塊) |
| DAC6571EVM | DAC6571 Evaluation Module(DAC6571評估模塊) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DAC5574 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUAD, 8-BIT, LOW-POWER, VOLTAGE OUTPUT, I2C INTERFACE DIGITAL TO ANALOG CONVERTER |
| DAC5574EVM | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 DAC5574 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| DAC5574IDGS | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-bit Quad Converter with I2C interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DAC5574IDGS | 制造商:Texas Instruments 功能描述:IC DAC 8BIT 188KSPS MSOP-10 |
| DAC5574IDGSG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-bit Quad Converter with I2C interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。