- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17061 > DC570A (Linear Technology)BOARD DELTA SIGMA ADC LTC2440 PDF資料下載
參數(shù)資料
| 型號： | DC570A |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 3/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2440 |
| 軟件下載： | QuikEval System |
| 設(shè)計(jì)資源： | DC570A Design File DC570A Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuikEval™ |
| ADC 的數(shù)量： | 2 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 3.5k |
| 數(shù)據(jù)接口： | MICROWIRE?，串行，SPI? |
| 工作溫度： | 0°C ~ 70°C |
| 已用 IC / 零件： | LTC2440 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | LTC2440CGN#TRPBF-ND - IC ADC DIFFER 24-BIT HS 16-SSOP LTC2440IGN#TRPBF-ND - IC ADC DIFFER 24-BIT HS 16-SSOP LTC2440IGN#PBF-ND - IC ADC DIFFER 24-BIT HS 16-SSOP LTC2440CGN#PBF-ND - IC ADC DIFFER 24-BIT HS 16-SSOP LTC2440IGN#TR-ND - IC CONV A/D 24-BIT DIFF 16-SSOP LTC2440CGN#TR-ND - IC CONV A/D 24-BIT DIFF 16-SSOP LTC2440IGN-ND - IC ADC DIFFER 24-BIT HS 16-SSOP LTC2440CGN-ND - IC ADC DIFFER 24-BIT HS 16-SSOP |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
LTC2440
11
2440fd
APPLICATIONS INFORMATION
Figure 3. Output Data Timing
0.5 VREF where VREF = REF+ – REF–. Outside this range,
the converter indicates the overrange or the underrange
condition using distinct output codes.
Output Data Format
The LTC2440 serial output data stream is 32-bits long.
The rst 3-bits represent status information indicating
the sign and conversion state. The next 24-bits are the
conversion result, MSB rst. The remaining 5-bits are
sub LSBs beyond the 24-bit level that may be included in
averaging or discarded without loss of resolution. In the
case of ultrahigh resolution modes, more than 24 effec-
tive bits of performance are possible (see Table 3). Under
these conditions, sub LSBs are included in the conversion
result and represent useful information beyond the 24-bit
level. The third and fourth bit together are also used to
indicate an underrange condition (the differential input
voltage is below –FS) or an overrange condition (the dif-
ferential input voltage is above +FS). For input conditions
in excess of twice full scale (|VIN| ≥ VREF), the converter
may indicate either overrange or underrange. Once the
input returns to the normal operating range, the conversion
result is immediately accurate within the specications of
the device.
Bit 31 (rst output bit) is the end of conversion (EOC)
indicator. This bit is available at the SDO pin during the
conversion and sleep states whenever the CS pin is LOW.
This bit is HIGH during the conversion and goes LOW
when the conversion is complete.
Bit 30 (second output bit) is a dummy bit (DMY) and is
always LOW.
Bit 29 (third output bit) is the conversion result sign
indicator (SIG). If VIN is >0, this bit is HIGH. If VIN is <0,
this bit is LOW.
Bit 28 (fourth output bit) is the most signicant bit (MSB) of
the result. This bit in conjunction with Bit 29 also provides
the underrange or overrange indication. If both Bit 29 and
Bit 28 are HIGH, the differential input voltage is above +FS.
If both Bit 29 and Bit 28 are LOW, the differential input
voltage is below –FS.
The function of these bits is summarized in Table 1.
Table 1. LTC2440 Status Bits
Input Range
Bit 31
EOC
Bit 30
DMY
Bit 29
SIG
Bit 28
MSB
VIN ≥ 0.5 VREF
0011
0V ≤ VIN < 0.5 VREF
0010
–0.5 VREF ≤ VIN < 0V
0001
VIN < –0.5 VREF
0000
Bits ranging from 28 to 5 are the 24-bit conversion result
MSB rst.
Bit 5 is the Least Signicant Bit (LSB).
Bits ranging from 4 to 0 are sub LSBs below the 24-bit
level. Bits 4 to bit 0 may be included in averaging or dis-
carded without loss of resolution.
Data is shifted out of the SDO pin under control of the
serial clock (SCK), see Figure 3. Whenever CS is HIGH,
SDO remains high impedance.
In order to shift the conversion result out of the device,
CS must rst be driven LOW. EOC is seen at the SDO pin
of the device once CS is pulled LOW. EOC changes real
time from HIGH to LOW at the completion of a conversion.
This signal may be used as an interrupt for an external
MSB
SIG
“0”
1
2
3
4
5
262732
BIT 0
BIT 27
BIT 5
LSB24
BIT 28
BIT 29
BIT 30
SDO
SCK
BUSY
CS
EOC
BIT 31
SLEEP
DATA OUTPUT
CONVERSION
2440 F03
Hi-Z
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DC1012A-A | BOARD DELTA SIGMA ADC LTC2499 |
| DC1010A-A | BOARD DELTA SIGMA ADC LTC2493 |
| RCM15DCAH-S189 | CONN EDGECARD 30POS R/A .156 SLD |
| ECC31DJCN | CONN EDGECARD 62PS .100 PRESSFIT |
| DEMO9S08QB8 | BOARD DEMO FOR 9S08 QB MCU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC57-10G-5PN | 制造商:Conesys 功能描述:CONN 26482 CIRC PIN 5 POS CRMP ST CBL MNT - Bulk |
| DC57-12J12PN | 制造商:Conesys 功能描述:CONN 26482 CIRC PIN 12 POS CRMP ST CBL MNT - Bulk |
| DC57-14-04PN | 制造商:Conesys 功能描述:CONN 26482 CIRC PIN 4 POS CRMP ST CBL MNT - Bulk |
| DC57-14-04PN-CO | 制造商:Conesys 功能描述:CONN 26482 CIRC PIN 4 POS CRMP ST CBL MNT - Bulk |
| DC57-18G31PN | 制造商:Conesys 功能描述:CONN 26482 CIRC PIN 31 POS CRMP ST CBL MNT - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。