- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17061 > DC570A (Linear Technology)BOARD DELTA SIGMA ADC LTC2440 PDF資料下載
參數(shù)資料
| 型號： | DC570A |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 9/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2440 |
| 軟件下載： | QuikEval System |
| 設(shè)計資源： | DC570A Design File DC570A Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuikEval™ |
| ADC 的數(shù)量： | 2 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 3.5k |
| 數(shù)據(jù)接口： | MICROWIRE?，串行，SPI? |
| 工作溫度： | 0°C ~ 70°C |
| 已用 IC / 零件： | LTC2440 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | LTC2440CGN#TRPBF-ND - IC ADC DIFFER 24-BIT HS 16-SSOP LTC2440IGN#TRPBF-ND - IC ADC DIFFER 24-BIT HS 16-SSOP LTC2440IGN#PBF-ND - IC ADC DIFFER 24-BIT HS 16-SSOP LTC2440CGN#PBF-ND - IC ADC DIFFER 24-BIT HS 16-SSOP LTC2440IGN#TR-ND - IC CONV A/D 24-BIT DIFF 16-SSOP LTC2440CGN#TR-ND - IC CONV A/D 24-BIT DIFF 16-SSOP LTC2440IGN-ND - IC ADC DIFFER 24-BIT HS 16-SSOP LTC2440CGN-ND - IC ADC DIFFER 24-BIT HS 16-SSOP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
LTC2440
17
2440fd
APPLICATIONS INFORMATION
Figure 8. Internal Serial Clock, Single Cycle Operation
controller indicating the conversion result is ready. EOC
= 1 (BUSY = 1) while the conversion is in progress and
EOC = 0 (BUSY = 0) once the conversion enters the low
power sleep state. On the falling edge of EOC/BUSY, the
conversion result is loaded into an internal static shift
register. The device remains in the sleep state until the
rst rising edge of SCK. Data is shifted out the SDO pin
on each falling edge of SCK enabling external circuitry to
latch data on the rising edge of SCK. EOC can be latched
on the rst rising edge of SCK. On the 32nd falling edge
of SCK, SDO and BUSY go HIGH (EOC = 1) indicating a
new conversion has begun.
Internal Serial Clock, Single Cycle Operation
This timing mode uses an internal serial clock to shift out
the conversion result and a CS signal to monitor and control
the state of the conversion cycle, see Figure 8.
In order to select the internal serial clock timing mode,
the EXT pin must be tied HIGH.
The serial data output pin (SDO) is Hi-Z as long as CS is
HIGH. At any time during the conversion cycle, CS may be
pulled LOW in order to monitor the state of the converter.
Once CS is pulled LOW, SCK goes LOW and EOC is output
to the SDO pin. EOC = 1 while a conversion is in progress
and EOC = 0 if the device is in the sleep state. Alterna-
tively, BUSY (Pin 15) may be used to monitor the status
of the conversion in progress. BUSY is HIGH during the
conversion and goes LOW at the conclusion. It remains
LOW until the result is read from the device.
When testing EOC, if the conversion is complete (EOC =
0), the device will exit the sleep state and enter the data
output state if CS remains LOW. In order to prevent the
device from exiting the low power sleep state, CS must
be pulled HIGH before the rst rising edge of SCK. In the
internal SCK timing mode, SCK goes HIGH and the device
begins outputting data at time tEOCtest after the falling edge
of CS (if EOC = 0) or tEOCtest after EOC goes LOW (if CS is
LOW during the falling edge of EOC). The value of tEOCtest
is 500ns. If CS is pulled HIGH before time tEOCtest, the
device remains in the sleep state. The conversion result
is held in the internal static shift register.
If CS remains LOW longer than tEOCtest, the rst rising
edge of SCK will occur and the conversion result is serially
shifted out of the SDO pin. The data output cycle begins
SDO
BUSY
SCK
(INTERNAL)
CS
MSB
SIG
BIT 0
LSB24
BIT 5
TEST EOC
BIT 27
BIT 26
BIT 28
BIT 29
BIT 30
EOC
BIT 31
SLEEP
DATA OUTPUT
CONVERSION
2440 F08
<tEOCtest
Hi-Z
TEST EOC
= EXTERNAL OSCILLATOR
= INTERNAL OSCILLATOR
VCC
fO
REF+
REF–
SCK
BUSY
IN+
IN–
SDO
GND
CS
EXT
2
14
3
4
13
5
6
12
1, 8, 9, 16
11
10
VCC
15
SDI
7
REFERENCE VOLTAGE
0.1V TO VCC
ANALOG INPUT RANGE
–0.5VREF TO 0.5VREF
1μF
4.5V TO 5.5V
LTC2440
3-WIRE
SPI INTERFACE
200nV NOISE, 50/60Hz REJECTION
10-SPEED/RESOLUTION PROGRAMMABLE
2μV NOISE, 880Hz OUTPUT RATE
VCC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DC1012A-A | BOARD DELTA SIGMA ADC LTC2499 |
| DC1010A-A | BOARD DELTA SIGMA ADC LTC2493 |
| RCM15DCAH-S189 | CONN EDGECARD 30POS R/A .156 SLD |
| ECC31DJCN | CONN EDGECARD 62PS .100 PRESSFIT |
| DEMO9S08QB8 | BOARD DEMO FOR 9S08 QB MCU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC57-10G-5PN | 制造商:Conesys 功能描述:CONN 26482 CIRC PIN 5 POS CRMP ST CBL MNT - Bulk |
| DC57-12J12PN | 制造商:Conesys 功能描述:CONN 26482 CIRC PIN 12 POS CRMP ST CBL MNT - Bulk |
| DC57-14-04PN | 制造商:Conesys 功能描述:CONN 26482 CIRC PIN 4 POS CRMP ST CBL MNT - Bulk |
| DC57-14-04PN-CO | 制造商:Conesys 功能描述:CONN 26482 CIRC PIN 4 POS CRMP ST CBL MNT - Bulk |
| DC57-18G31PN | 制造商:Conesys 功能描述:CONN 26482 CIRC PIN 31 POS CRMP ST CBL MNT - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。