參數(shù)資料
型號(hào)： DM9331A
文件頁(yè)數(shù)： 16/43頁(yè)
文件大?。?/td> 509K
代理商： DM9331A
DM9331
100 Mbps Twisted Pair/Fiber Ethernet Media Converter Chip
16
Preliminary
Version: DM9331-DS-P02
September 21, 2001
MII Serial Management
The MII serial management interface consists of a
data interface, basic register set, and a serial
management interface to the register set. Through this
interface it is possible to control and configure multiple
PHY devices, get status and error information, and
determine the type and capabilities of the attached
PHY device(s).
The DM9331 management functions correspond to
MII specification for IEEE 802.3u-1995 (Clause 22) for
registers 0 through 6 with vendor-specific registers
16,17, and 18.
In read/write operation, the management data frame is
64-bits long and starts with 32 contiguous logic one
bits (preamble) synchronization clock cycles on MDC.
The Start of Frame Delimiter (SFD) is indicated by a
<01> pattern followed by the operation code
(OP):<10> indicates Read operation and <01>
indicates Write operation. For read operation, a 2-bit
turnaround (TA) filing between Register Address field
and Data field is provided for MDIO to avoid contention.
Following the turnaround time, 16-bit data is read from
or written onto management registers.
Serial Management Interface
The serial control interface uses a simple two-wired
serial interface to obtain and control the status of the
physical layer through the MII interface. The serial
control interface consists of MDC (Management Data
Clock), and MDI/O (Management Data Input/Output)
signals.
The MDIO pin is bi-directional and may be shared by
up to 32 devices.
Management Interface - Read Frame Structure
32 "1"s
0
1
1
0
A4
A3
A0
R4
R3
R0
Z
0
Idle
Preamble
SFD
Op Code
PHY Address
Register Address
Turn Around
Data
Read
Idle
Write
MDC
MDIO Read
D15
D14
D1
D0
//
//
Management Interface - Write Frame Structure
32 "1"s
0
1
1
0
A4
A3
A0
R4
R3
R0
1
0
D15
D14
D1
D0
Idle
Preamble
SFD
Op Code
PHY Address
Register Address
Write
Turn Around
Data
Idle
MDC
MDIO Write
Figure 5
相關(guān)PDF資料
PDF描述
DM9338
DM9334 8-Bit Addressable Latch
DM9334N 8-Bit Addressable Latch
DM9348
DM93L00
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DM9331AE 制造商:DAVICOM 制造商全稱(chēng):DAVICOM 功能描述:100 Mbps Twisted Pair/Fiber Ethernet Media Converter Chip
DM9332 制造商:DAVICOM 制造商全稱(chēng):DAVICOM 功能描述:10/100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter
DM9332EP 制造商:DAVICOM 制造商全稱(chēng):DAVICOM 功能描述:10/100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter
DM9334 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:8-Bit Addressable Latch
DM9334 WAF 制造商:Texas Instruments 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*